DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Kim, Lee-sup | - |
dc.contributor.advisor | 김이섭 | - |
dc.contributor.author | Lee, Sunghak | - |
dc.date.accessioned | 2023-06-26T19:33:39Z | - |
dc.date.available | 2023-06-26T19:33:39Z | - |
dc.date.issued | 2022 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=997157&flag=dissertation | en_US |
dc.identifier.uri | http://hdl.handle.net/10203/309835 | - |
dc.description | 학위논문(석사) - 한국과학기술원 : 전기및전자공학부, 2022.2,[ii, 35 p. :] | - |
dc.description.abstract | This thesis presents HBM architecture that supports improved memory bandwidth and power efficiency. System-level AI model integration trends that expedite requirements for higher memory bandwidth and HBM architectural factors that limit further memory bandwidth enhancements are introduced. To overcome limitations from standard research methods, 8-High full bandwidth stack unit configuration based on modified 8-High TSV I/O bus and 32-data SerDes schemes that allow 2X channel access utilization and 1X channel data granularity, respectively, is proposed. Evaluation results based on TSV circuitry extraction and power efficiency conversion models confirm 2X bandwidth data mask feasibility and 13.3% power efficiency enhancements compared to previous works. | - |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.title | HBM DRAM architecture based on 8-high full bandwidth stack unit configuration | - |
dc.title.alternative | 8-High Full Bandwidth 적층 단위 구성 기반의 고대역폭메모리 디램 구조 | - |
dc.type | Thesis(Master) | - |
dc.identifier.CNRN | 325007 | - |
dc.description.department | 한국과학기술원 :전기및전자공학부, | - |
dc.contributor.alternativeauthor | 이성학 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.