Design of energy-efficient power circuits for low-power applications저전력 응용을 위한 에너지 효율적인 전력 회로 설계

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 89
  • Download : 0
Since a system-on-chip (SoC) includes various intellectual properties (IPs), a power management unit (PMU) capable of supplying various voltages is required. In addition, because the SoC is designed to further miniaturize a system, the PMU also aims to be fully integrated within the SoC. This dissertation compares various types of power conversion circuits and proposes a switched-capacitor (SC) power converter supporting fine-grained dual-output that satisfies the PMU requirements in a low-power SoC. The proposed converter generates a much higher number of voltage conversion ratios (VCRs) than the existing dual-output SC converters, so it can maintain high conversion efficiency over a wide output voltage range and can supply various voltages to IPs in the SoC.Recent low-power digital circuits that operate with a very limited amount of energy sources such as batteries, wireless power transfer, or harvesting have necessarily adopted dynamic voltage scaling (DVS) for efficient energy use. In particular, in order to perform efficient DVS, fast and fine-grained voltage control is required. Among power conversion circuits for performing DVS, capacitive converters are most suitable. However, capacitive converters essentially involve additional energy losses while the voltage conversion ratio (VCR) changes, thus they lead to a limitation in performing fast voltage control. In this dissertation, the cause of VCR transition loss in switch-capacitor (SC) DC-DC converters is analyzed and modeled. Through simulation and chip measurement of the previously proposed SC converters, the accuracy of the loss model is verified and a new norm for SC power converters in performing DVS is presented. In addition, this dissertation proposes and analyzes several methods to reduce the energy loss during VCR transitions.Finally, this dissertation proposes an SC converter with a two-dimensional cell array structure that can not only support fine-grained dual-output but also minimize the VCR transition loss. Furthermore, the arbitrary phase selection technique to enhance the versatility of a power converter and the independent pulse control scheme to improve cross-regulation performance are presented.
Description
한국과학기술원 :전기및전자공학부,
Publisher
한국과학기술원
Issue Date
2021
Identifier
325007
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 전기및전자공학부, 2021.8,[vi, 67 p. :]

Keywords

Dual-output▼aDynamic voltage scaling▼aPower conversion circuits▼aSwitched-capacitor dc-dc converters▼aVoltage conversion ratio▼aVoltage conversion ratio transition loss▼aTwo-dimensional cell array structure▼aArbitrary phase selection▼aCross-regulation performance▼aIndependent pulse control; 이중 출력▼a동적 전압 제어▼a전력 변환 회로▼a스위치-커패시터 전력 변환기▼a전압변환비율▼a전압변환비율 이행 에너지 손실▼a이차원 셀 배열 구조▼a임의 위상 선택▼a교차 조절 성능▼a독립 펄스 제어

URI
http://hdl.handle.net/10203/309178
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=1021103&flag=dissertation
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0