Floating channel field effect transistor and a fabricating method thereof부동전자통로 전계 트랜지스터 및 그 제조방법

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 58
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKwon, Young-Seko
dc.contributor.authorKim Chang T.ko
dc.date.accessioned2022-11-17T12:01:28Z-
dc.date.available2022-11-17T12:01:28Z-
dc.identifier.urihttp://hdl.handle.net/10203/299874-
dc.description.abstractA field effect transistor is disclosed in which a source region and a drain region are formed to be reverse mesa on a semi- insulating semiconductor substrate with an insulating layer thereon by using a crystal growth characteristic corresponding to the crystal orientation. A channel layer and a gate electrode are formed by self- alignment on the upper part of a void formed according to the reverse mesa of the source and the drain regions, so that the channel layer and the semiconductor substrate are electrically separated by the void. By such a construction, a leakage current and backgating effect are removed, and a fast field effect transistor is attained owing to the reduction of an effective channel length and a gate resistance.-
dc.titleFloating channel field effect transistor and a fabricating method thereof-
dc.title.alternative부동전자통로 전계 트랜지스터 및 그 제조방법-
dc.typePatent-
dc.type.rimsPAT-
dc.contributor.localauthorKwon, Young-Se-
dc.contributor.nonIdAuthorKim Chang T.-
dc.contributor.assigneeKAIST, SAMSUNG ELECTRONICS CO LTD-
dc.identifier.iprsType특허-
dc.identifier.patentApplicationNumber07926715-
dc.identifier.patentRegistrationNumber05274257-
dc.date.application1992-08-07-
dc.date.registration1993-12-28-
dc.publisher.countryUS-
Appears in Collection
RIMS Patents
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0