DC Field | Value | Language |
---|---|---|
dc.contributor.author | Han, Joon-Kyu | ko |
dc.contributor.author | Yu, Ji-Man | ko |
dc.contributor.author | Nam, Seo-Yeon | ko |
dc.contributor.author | Choi, Yang-Kyu | ko |
dc.date.accessioned | 2022-07-22T06:01:09Z | - |
dc.date.available | 2022-07-22T06:01:09Z | - |
dc.date.created | 2022-05-03 | - |
dc.date.created | 2022-05-03 | - |
dc.date.created | 2022-05-03 | - |
dc.date.issued | 2022-07 | - |
dc.identifier.citation | IEEE ELECTRON DEVICE LETTERS, v.43, no.7, pp.1005 - 1008 | - |
dc.identifier.issn | 0741-3106 | - |
dc.identifier.uri | http://hdl.handle.net/10203/297430 | - |
dc.description.abstract | A CMOS ternary logic is demonstrated using a biristor threshold switch (BTS). A biristor, which can operate as a threshold switch, encloses a two-terminal n-p-n structure with a floating p-base region akin to a base-open BJT. The switching mechanism is a single-transistor latch (STL). When a BTS and a MOSFET are serially connected, three stable states are sustained for a ternary logic system. Compared to other ternary devices, static power can be greatly reduced due to low leakage current of the BTS. In addition, the BTS and the MOSFET were co-integrated due to their homeomorphy for fabrication simplicity, i.e., because the BTS has a structure identical to that of a MOSFET, unlike other threshold switches. | - |
dc.language | English | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | CMOS Ternary Logic with a Biristor Threshold Switch for Low Static Power Consumption | - |
dc.type | Article | - |
dc.identifier.wosid | 000838380800010 | - |
dc.identifier.scopusid | 2-s2.0-85129443512 | - |
dc.type.rims | ART | - |
dc.citation.volume | 43 | - |
dc.citation.issue | 7 | - |
dc.citation.beginningpage | 1005 | - |
dc.citation.endingpage | 1008 | - |
dc.citation.publicationname | IEEE ELECTRON DEVICE LETTERS | - |
dc.identifier.doi | 10.1109/LED.2022.3172067 | - |
dc.contributor.localauthor | Choi, Yang-Kyu | - |
dc.contributor.nonIdAuthor | Nam, Seo-Yeon | - |
dc.description.isOpenAccess | N | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | MOSFET | - |
dc.subject.keywordAuthor | Multivalued logic | - |
dc.subject.keywordAuthor | Logic gates | - |
dc.subject.keywordAuthor | Latches | - |
dc.subject.keywordAuthor | Switches | - |
dc.subject.keywordAuthor | Voltage measurement | - |
dc.subject.keywordAuthor | Threshold voltage | - |
dc.subject.keywordAuthor | Biristorbiristor threshold switch (BTS) | - |
dc.subject.keywordAuthor | multi-valued logic (MVL) | - |
dc.subject.keywordAuthor | single transistor latch (STL) | - |
dc.subject.keywordAuthor | ternary logic | - |
dc.subject.keywordPlus | MULTIPLE-VALUED LOGIC | - |
dc.subject.keywordPlus | SYNTHESIS METHODOLOGY | - |
dc.subject.keywordPlus | VOLTAGE | - |
dc.subject.keywordPlus | TUTORIAL | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.