A 2144.2-bits/min/mW 5-Heterogeneous PE-based Domain-Specific Reconfigurable Array Processor for 8-Ch Wearable Brain-Computer Interface SoC

Abstract

This paper proposes a reconfigurable array processor (RAP) based wearable brain-computer interface (BCI) SoC that can energy-efficiently accelerate linear algebra operations mainly required for target identification algorithms in visual-stimuli-based BCI. The proposed domain-specific RAP contains an array of dynamically reconfigurable and scalable processing-elements for energy efficiency, and supports almost all three levels of basic linear algebra subprograms (BLAS) as well as matrix decompositions. In addition, this work proposes an optimized target identification (TI) algorithm for RAP, which leads to a higher information transfer rate (ITR) of 139.9-bits/min and a better accuracy of 95.4% compared to the previous work [5], and a processing energy efficiency in ITR of 2144.2-bits/min/mW. This SoC was fabricated in 130nm CMOS and, with the proposed TI algorithm, it shows 16.8x energy efficiency compared to the state-of-the-art [1]. © 2021 JSAP.