A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability

Cited 2 time in webofscience Cited 0 time in scopus
  • Hit : 31
  • Download : 0
This article presents a power-efficient buffer-embedding successive approximation register (SAR) analog-to-digital converter (ADC) that utilizes a core power supply for the source-follower buffer, having a rail-to-rail signal swing due to the capacitive-level shifting bias scheme. Also, to implement the switched-capacitor (SC) level-shifting bias scheme without bias leakage issue, a negative boosting circuit is proposed. The boosting circuit is designed without any reliability issue, even with the use of thin-oxide transistors. For low-power applications, such as the biomedical system and CMOS image sensor, the proposed ADC incorporates a skip-reset (SR) scheme, a low-power delta-readout method. In conjunction with 8x oversampling and the power-saving SR technique that has inherent chopping capability, a prototype SAR ADC fabricated in a 180-nm CMOS technology achieves a peak 74.8-dB signal-to-noise and distortion ratio (SNDR) and an 89.1-dB spurious free dynamic range (SFDR) for a 640-kHz bandwidth (BW) with an oversampling ratio (OSR) of 8, resulting in a Schreier figure of merit (FoM) of 167.3 dB. The chip area occupies 0.192 mm(2), and the power consumption is 180.1 mu W.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2020-10
Language
English
Article Type
Article
Citation

IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.55, no.10, pp.2660 - 2669

ISSN
0018-9200
DOI
10.1109/JSSC.2020.3006450
URI
http://hdl.handle.net/10203/281867
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 2 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0