Wireless powering of mm-scale fully-on-chip neural interfaces

Cited 0 time in webofscience Cited 14 time in scopus
  • Hit : 124
  • Download : 0
This paper presents guidelines for the design and optimization of on-chip coils used for wirelessly-powered mm-scale neural implants. Since available real estate is limited, on-chip coil design involves managing difficult trade-offs between the number of turns, trace width and spacing, proximity to other active circuits and metalization, quality factor, matching network performance/size, and load impedance conditions, all towards achieving high power transfer efficiency. To illustrate the design optimization procedure, a 3 × 3 mm2 on-chip coil is designed, and measurement results reveal a 3.82 % power transfer efficiency for a 1.6 kΩ load that mimics a 100 μW neural interface.
Publisher
IEEE
Issue Date
2017-10
Language
English
Citation

2017 IEEE Biomedical Circuits and Systems Conference (BioCAS), pp.1 - 4

DOI
10.1109/biocas.2017.8325186
URI
http://hdl.handle.net/10203/280332
Appears in Collection
BiS-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0