A single-pole double-throw (SPDT) CMOS switch at 15-25 GHz is presented, which has a small size, low insertion losses, and high-power handling capabilities for both output nodes. It has an SPDT structure in which nMOS and pMOS are alternately used as series and shunt transistors. An inductor-matching network is placed between two output nodes for input and output matching, which is also used to increase isolation by resonating out the off capacitances. The proposed SPDT switch is fabricated using a 28-nm CMOS process. It achieves an insertion loss of less than 1.9 dB from 15 to 25 GHz. The measured IP0.2dB of two outputs is 17.4 and 18.3 dBm, respectively. It has an isolation of 25 dB at 20 GHz. The measured ON/OFF switching time is less than 2.3 ns. The proposed SPDT switch has a core area of only 0.02 mm(2).