Design of a Host Interface Logic for GC-Free SSDs

Cited 7 time in webofscience Cited 4 time in scopus
  • Hit : 361
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorJung, Myoungsooko
dc.contributor.authorChoi, Wonilko
dc.contributor.authorKwon, Miryeongko
dc.contributor.authorSrikantaiah, Shekharko
dc.contributor.authorYoo, Joonhyukko
dc.contributor.authorKandemir, Mahmut Taylanko
dc.date.accessioned2020-08-11T02:55:05Z-
dc.date.available2020-08-11T02:55:05Z-
dc.date.created2019-11-28-
dc.date.issued2020-08-
dc.identifier.citationIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.39, no.8, pp.1674 - 1687-
dc.identifier.issn0278-0070-
dc.identifier.urihttp://hdl.handle.net/10203/275768-
dc.description.abstractGarbage collection (GC) and resource contention on I/O buses (channels) are among the critical bottlenecks in solid-state disks (SSDs) that cannot be easily hidden. Most existing I/O scheduling algorithms in the host interface logic (HIL) of state-of-the-art SSDs are oblivious to such low-level performance bottlenecks in SSDs. As a result, SSDs may violate quality of service (QoS) requirements by not being able to meet the deadlines of I/O requests. In this paper, we propose a novel host interface I/O scheduler that is both GC aware and QoS aware. The proposed scheduler redistributes the GC overheads across non-critical I/O requests and reduces channel resource contention. Our experiments with workloads from various application domains revealed that the proposed client-level SSD scheduler reduces the standard deviation for latency by 52.5% and the worst-case latency by 86.6%, compared to the state-of-the-art I/O schedulers used for the HIL. In addition, for I/O requests smaller than a superpage, the proposed scheduler avoids channel resource conflicts and reduces latency by 29.2% in comparison to the state-of-the-art I/O schedulers. Furthermore, we present an extension of the proposed I/O scheduler for enterprise SSDs based on the NVMe protocol.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.titleDesign of a Host Interface Logic for GC-Free SSDs-
dc.typeArticle-
dc.identifier.wosid000550655600011-
dc.identifier.scopusid2-s2.0-85067013878-
dc.type.rimsART-
dc.citation.volume39-
dc.citation.issue8-
dc.citation.beginningpage1674-
dc.citation.endingpage1687-
dc.citation.publicationnameIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS-
dc.identifier.doi10.1109/TCAD.2019.2919035-
dc.contributor.localauthorJung, Myoungsoo-
dc.contributor.nonIdAuthorChoi, Wonil-
dc.contributor.nonIdAuthorSrikantaiah, Shekhar-
dc.contributor.nonIdAuthorYoo, Joonhyuk-
dc.contributor.nonIdAuthorKandemir, Mahmut Taylan-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorQuality of service-
dc.subject.keywordAuthorSoftware-
dc.subject.keywordAuthorParallel processing-
dc.subject.keywordAuthorProtocols-
dc.subject.keywordAuthorPerformance evaluation-
dc.subject.keywordAuthorStandards-
dc.subject.keywordAuthorComplexity theory-
dc.subject.keywordAuthorGarbage collection (GC)-
dc.subject.keywordAuthorhost interface-
dc.subject.keywordAuthorsolid-state disk (SSD)-
dc.subject.keywordPlusFLASH TRANSLATION LAYER-
dc.subject.keywordPlusGARBAGE COLLECTION-
dc.subject.keywordPlusPERFORMANCE-
dc.subject.keywordPlusMEMORY-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 7 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0