THE VERTICAL-TYPE GATELESS AND CAPACITORLESS DRAM CELL BASED ON GERMANIUM AND THE METHOD FOR MANUFACTURING THEREOF저메늄 기반 수직형 게이트리스 및 커패시터리스 디램 셀 및 그 제조 방법

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 292
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorChoi, Yang-Kyuko
dc.contributor.authorBAE, Hagyoulko
dc.contributor.authorPARK, Jun-Youngko
dc.date.accessioned2020-07-03T07:21:00Z-
dc.date.available2020-07-03T07:21:00Z-
dc.identifier.urihttp://hdl.handle.net/10203/275218-
dc.description.abstractA vertical-type two-terminal biristor based on germanium improving memory performance and a method for manufacturing thereof are provided. When comparing with a three-terminal device, it is possible to increase integration because there is no gate and capacitor, and problems related to insulation degradation may be solved. Also, it may be operated at low voltage by using a germanium substrate, and problems related to leakage current may be solved because semiconductor layers having different doping concentrations are included. Also, it may protect semiconductor layers by depositing ACL (Amorphous Carbon Layer) on the semiconductor layers when wet etching.-
dc.titleTHE VERTICAL-TYPE GATELESS AND CAPACITORLESS DRAM CELL BASED ON GERMANIUM AND THE METHOD FOR MANUFACTURING THEREOF-
dc.title.alternative저메늄 기반 수직형 게이트리스 및 커패시터리스 디램 셀 및 그 제조 방법-
dc.typePatent-
dc.type.rimsPAT-
dc.contributor.localauthorChoi, Yang-Kyu-
dc.contributor.nonIdAuthorPARK, Jun-Young-
dc.contributor.assigneeKAIST-
dc.identifier.iprsType특허-
dc.identifier.patentApplicationNumber18183260.1-
dc.identifier.patentRegistrationNumber3428972-
dc.date.application2018-07-12-
dc.date.registration2020-03-11-
dc.publisher.countryEI-
Appears in Collection
EE-Patent(특허)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0