DSpace at KOASAS: Lowering Error Floor of LDPC Codes: A Machine Learning Approach

DSpace at KOASAS

College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Conference Papers(학술회의논문)

Lowering Error Floor of LDPC Codes: A Machine Learning Approach

Cited 0 time in webofscience

Cited 0 time in scopus

Hit : 345
Download : 0

Export

Ha, Jeongseok researcher / Han, Seokju / OH, KYUNG MOK / Oh, Ji Eun

Publisher: Center for Memory and Recording Research

Issue Date: 2019-03-10

Language: English

Citation: 2019 Non-Volatile Memories Workshop

URI: http://hdl.handle.net/10203/271554

Appears in Collection: EE-Conference Papers(학술회의논문)

Files in This Item: There are no files associated with this item.

Display Full Item Record

qr_code

트윗하기

KOASAS

Knowledge Service Development Team, KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea. T. 82-42-350-4493 Email. koasas@kaist.ac.kr
Copyright © 2016. Korea Advanced Institute of Science and Technology. All Rights Reserved.

KOASAS

KOASAS

Browse

Lowering Error Floor of LDPC Codes: A Machine Learning Approach

KOASAS

Communities & Collections