DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jung, Jinwook | ko |
dc.contributor.author | Nam, Gi-Joon | ko |
dc.contributor.author | Chung, Woohyun | ko |
dc.contributor.author | Shin, Youngsoo | ko |
dc.date.accessioned | 2019-12-19T07:20:56Z | - |
dc.date.available | 2019-12-19T07:20:56Z | - |
dc.date.created | 2019-11-26 | - |
dc.date.created | 2019-11-26 | - |
dc.date.issued | 2019-03 | - |
dc.identifier.citation | ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.24, no.2, pp.22:1 - 22:17 | - |
dc.identifier.issn | 1084-4309 | - |
dc.identifier.uri | http://hdl.handle.net/10203/269953 | - |
dc.description.abstract | This article presents an algorithm for integrated timing-driven latch placement and cloning. Given a circuit placement, the proposed algorithm relocates some latches while circuit timing is improved. Some latches are replicated to further improve the timing; the number of replicated latches along with their locations are automatically determined. After latch cloning, each of the replicated latches is set to drive a subset of the fanouts that have been driven by the original single latch. The proposed algorithm is then extended such that relocation and cloning are applied to some latches together with their neighbor logic gates. Experimental results demonstrate that the worst negative slack and the total negative slack are improved by 24% and 59%, respectively, on average of test circuits. The negative impacts on circuit area and power consumption are both marginal, at 0.7% and 1.9% respectively. | - |
dc.language | English | - |
dc.publisher | ASSOC COMPUTING MACHINERY | - |
dc.title | Integrated latch placement and cloning for timing optimization | - |
dc.type | Article | - |
dc.identifier.wosid | 000500803300009 | - |
dc.identifier.scopusid | 2-s2.0-85062348745 | - |
dc.type.rims | ART | - |
dc.citation.volume | 24 | - |
dc.citation.issue | 2 | - |
dc.citation.beginningpage | 22:1 | - |
dc.citation.endingpage | 22:17 | - |
dc.citation.publicationname | ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS | - |
dc.identifier.doi | 10.1145/3301613 | - |
dc.contributor.localauthor | Shin, Youngsoo | - |
dc.contributor.nonIdAuthor | Nam, Gi-Joon | - |
dc.description.isOpenAccess | N | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | Latch placement | - |
dc.subject.keywordAuthor | latch cloning | - |
dc.subject.keywordAuthor | timing-driven placement | - |
dc.subject.keywordAuthor | timing optimization | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.