CNNP-v2:An Energy Efficient Memory-Centric Convolutional Neural Network Processor Architecture

Cited 8 time in webofscience Cited 7 time in scopus
  • Hit : 157
  • Download : 0
An energy efficient memory-centric convolutional neural network (CNN) processor architecture is proposed for smart devices such as wearable devices or internet of things (IoT) devices. To achieve energy-efficient processing, it has 2 key features: First, 1-D shift convolution PEs with fully distributed memory architecture achieve 3.1TOPS/W energy efficiency. Compared with conventional architecture, even though it has massively parallel 1024 MAC units, it achieve high energy efficiency by scaling down voltage to 0.46V due to its fully local routed design. Next, fully configurable 2-D mesh core-to-core interconnection support various size of input features to maximize utilization. The proposed architecture is evaluated 16mm 2 chip which is fabricated with 65nm CMOS process and it performs real-time face recognition with only 9.4mW at 10MHz and 0.48V.
Publisher
Institute of Electrical and Electronics Engineers Inc.
Issue Date
2019-02
Language
English
Citation

1st IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2019, pp.38 - 41

DOI
10.1109/AICAS.2019.8771617
URI
http://hdl.handle.net/10203/269532
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 8 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0