Design and verification of a fully-digital polar transmitter architecture for wireless communication systems무선 통신 시스템용 디지털 극성 송신기 구조 설계 및 검증

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 295
  • Download : 0
This paper proposes methods for digital-based polar transmitter architectures. First, we proposed a dual-path transmitter based on a novel hybrid PLL. The proposed hybrid PLL is operated as a phase modulator in a narrowband system such as GSM/EDGE and as a frequency synthesizer to support a linear I/Q transmitter in a wideband system such as LTE. In practice, the designed hybrid PLL successfully satisfies phase noise specifications required by GSM/EDGE and LTE standards. Therefore, the suggested multi-standard frequency synthesizer is competitive for use in commercial multi-standard applications. Second, we proposed a fully-digital polar transmitter architecture with a novel phase calibration loop. A phase calibration loop with an advanced SAR time-to-digital converter allows the AM/PM delay mismatch and phase error of the polar transmitter to be compensated quickly and accurately. Based on this phase modulator, we constructed a polar transmitter that can support wideband communications. The designed polar transmitter can satisfy the EVM required by 64-QAM systems in a 600 MHz band with low power consumption. Since the proposed transmitter relies on digital design, phase error, operating frequency, and power consumption are expected to improve with further process scaling. This architecture strongly suggests in this paper that the wideband polar transmitter can be a practical, compact, and power-efficient solution for modern wireless devices. Based on the architectures introduced in this paper, it is expected that the development of digital-based polar transmitter supporting wideband systems will be accelerated.
Advisors
Yoo, Hyung-Jounresearcher유형준researcher
Description
한국과학기술원 :전기및전자공학부,
Publisher
한국과학기술원
Issue Date
2018
Identifier
325007
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 전기및전자공학부, 2018.8,[vii, 75p. :]

Keywords

All digital polar transmitter▼aamplitude and phase synchronization▼adelay mismatch▼adigital-to-time converter (DTC)▼adigital phase modulation▼aDRFC▼aSAR TDC; 디지털 극성송신기▼a디지털 시간 변환기▼a디지털 위상변조기▼a진폭신호와 위상신호 동기화▼a축차비교형 시간디지털 변환기

URI
http://hdl.handle.net/10203/265235
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=828208&flag=dissertation
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0