An Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114

Cited 9 time in webofscience Cited 7 time in scopus
  • Hit : 376
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorChoi, Seojinko
dc.contributor.authorYoo, Seyeonko
dc.contributor.authorLee, Yongsunko
dc.contributor.authorJo, Yongwooko
dc.contributor.authorLee, Jeonghyunko
dc.contributor.authorLim, Younghyunko
dc.contributor.authorChoi, Jaehyoukko
dc.date.accessioned2019-08-08T01:20:02Z-
dc.date.available2019-08-08T01:20:02Z-
dc.date.created2019-08-08-
dc.date.created2019-08-08-
dc.date.created2019-08-08-
dc.date.created2019-08-08-
dc.date.created2019-08-08-
dc.date.created2019-08-08-
dc.date.created2019-08-08-
dc.date.created2019-08-08-
dc.date.issued2019-04-
dc.identifier.citationIEEE JOURNAL OF SOLID-STATE CIRCUITS , v.54, no.4, pp.927 - 936-
dc.identifier.issn0018-9200-
dc.identifier.urihttp://hdl.handle.net/10203/264104-
dc.description.abstractAn ultra-low-jitter, ring-LC-hybrid injection-locked clock multiplier (ILCM) is presented to achieve a high multiplication factor of 114. The proposed hybrid ILCM cascades a ring-type voltage-controlled oscillator (VCO)-based ILCM and an LC-type VCO-based ILCM. Using a dual-purpose frequency calibrator (DPFC) that can continuously calibrate the frequency drifts of the two VCOs, concurrently, the proposed ILCM can maintain excellent jitter performance against process-voltage-temperature (PVT) variations. Since the DPFC eliminates the use of an additional calibrator and operates at a very low frequency, it can reduce the expenditures for silicon and power. The proposed ILCM was fabricated in a 65-nm CMOS process. The RMS jitter of the 22.8-GHz output, integrated from 1 kHz to 100 MHz, was 153 fs, and the DPFC restricted its variations due to variations in temperatures and supply voltages to less than 180 fs. The proposed ILCM achieved the power efficiency of 0.32 mW/GHz. The active area was 0.2 mm(2). The total power consumption was 7.4 mW, but the DPFC consumed only 400 mu W.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.titleAn Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114-
dc.typeArticle-
dc.identifier.wosid000463024200003-
dc.identifier.scopusid2-s2.0-85058882007-
dc.type.rimsART-
dc.citation.volume54-
dc.citation.issue4-
dc.citation.beginningpage927-
dc.citation.endingpage936-
dc.citation.publicationnameIEEE JOURNAL OF SOLID-STATE CIRCUITS-
dc.identifier.doi10.1109/JSSC.2018.2883090-
dc.contributor.localauthorChoi, Jaehyouk-
dc.contributor.nonIdAuthorChoi, Seojin-
dc.contributor.nonIdAuthorYoo, Seyeon-
dc.contributor.nonIdAuthorLee, Yongsun-
dc.contributor.nonIdAuthorJo, Yongwoo-
dc.contributor.nonIdAuthorLee, Jeonghyun-
dc.contributor.nonIdAuthorLim, Younghyun-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle; Proceedings Paper-
dc.subject.keywordAuthorCalibrator-
dc.subject.keywordAuthorclock multiplier-
dc.subject.keywordAuthorhybrid-
dc.subject.keywordAuthorinjection locked-
dc.subject.keywordAuthorjitter-
dc.subject.keywordAuthorLC-voltage-controlled oscillator (VCO)-
dc.subject.keywordAuthormultiplication factor-
dc.subject.keywordAuthorphase noise-
dc.subject.keywordAuthorring-VCO-
dc.subject.keywordPlusLOW-POWER-
dc.subject.keywordPlusPLL-
dc.subject.keywordPlusOSCILLATOR-
dc.subject.keywordPlusLOOP-
dc.subject.keywordPlusLOCKING-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 9 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0