DEFECT-TOLERANT; ARCHITECTURE; EMBRYONICS; CIRCUITS; MATRIX; ARRAYS; DESIGN
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.21, no.6, pp.1027 - 1040
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.