OWARU: free space-aware timing-driven incremental placement with critical path smoothing

Cited 5 time in webofscience Cited 0 time in scopus
  • Hit : 583
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorJung, Jinwookko
dc.contributor.authorNam, Gijoonko
dc.contributor.authorReddy, Lakshmiko
dc.contributor.authorJiang, Iris Huiruko
dc.contributor.authorShin, Youngsooko
dc.date.accessioned2018-09-18T06:37:01Z-
dc.date.available2018-09-18T06:37:01Z-
dc.date.created2017-11-29-
dc.date.created2017-11-29-
dc.date.issued2018-09-
dc.identifier.citationIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.37, no.9, pp.1825 - 1838-
dc.identifier.issn0278-0070-
dc.identifier.urihttp://hdl.handle.net/10203/245664-
dc.description.abstractThis paper presents an incremental timing-driven placement tool, named OWARU. It optimizes timing critical paths through a free space-aware path smoothing: the gates on such paths are relocated to free spaces around the smoothed paths, while incremental static timing analysis is involved to accurately assess timing changes due to the relocation. OWARU is extended to accommodate gate sizing and layer assignment to demonstrate the effectiveness of unified physical synthesis optimizations and incremental placement. The goal is to show that OWARU is an ideal platform for timing closure at later stages of a physical design flow. OWARU is applied on a set of test circuits from 14-nm high-performance commercial microprocessors, which originally failed in timing closure. On average, the worst slack is improved by 63.6%, which corresponds to 5.0% of the clock period; total negative slack is improved by 69.1%.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.subjectOPTIMIZATION-
dc.subjectCLOSURE-
dc.titleOWARU: free space-aware timing-driven incremental placement with critical path smoothing-
dc.typeArticle-
dc.identifier.wosid000442371100009-
dc.identifier.scopusid2-s2.0-85035116643-
dc.type.rimsART-
dc.citation.volume37-
dc.citation.issue9-
dc.citation.beginningpage1825-
dc.citation.endingpage1838-
dc.citation.publicationnameIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS-
dc.identifier.doi10.1109/TCAD.2017.2774277-
dc.contributor.localauthorShin, Youngsoo-
dc.contributor.nonIdAuthorNam, Gijoon-
dc.contributor.nonIdAuthorReddy, Lakshmi-
dc.contributor.nonIdAuthorJiang, Iris Huiru-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorCritical path smoothing-
dc.subject.keywordAuthorphysical design-
dc.subject.keywordAuthorplacement-
dc.subject.keywordAuthortiming closure-
dc.subject.keywordAuthortiming-driven placement-
dc.subject.keywordPlusOPTIMIZATION-
dc.subject.keywordPlusCLOSURE-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 5 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0