DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Si-Nai | ko |
dc.contributor.author | Kim, Woo Cheol | ko |
dc.contributor.author | Seo, Min-Jae | ko |
dc.contributor.author | Ryu, Seung-Tak | ko |
dc.date.accessioned | 2018-09-18T06:36:28Z | - |
dc.date.available | 2018-09-18T06:36:28Z | - |
dc.date.created | 2018-09-10 | - |
dc.date.created | 2018-09-10 | - |
dc.date.issued | 2018-09 | - |
dc.identifier.citation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.65, no.9, pp.1154 - 1158 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.uri | http://hdl.handle.net/10203/245655 | - |
dc.description.abstract | A 6-bit 20 GS/s two-channel time-interleaved current-steering digital-to-analog converter (DAC) with compact full-binary sub-DACs is presented. Optimally adjusted transition timings between the input data and the interleaving clock minimize glitches by the time-interleaving switches and enhance the high-frequency linearity. In order to prevent static linearity degradation by the leakage current through the time-interleaving switches, the relationship between the output current and the leakage current is analyzed. The proposed DAC architecture and the pseudo-differential logic gates for the high-speed data interface reduce the circuit complexity as well as the power consumption. The prototype 6-bit 20 GS/s DAC, fabricated in a 65-nm CMOS process, achieves a spurious-free dynamic range of 35.1 dB up to the Nyquist input, and consumes 136 mW given a 1.2-V power supply. | - |
dc.language | English | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | A 65-nm CMOS 6-Bit 20 GS/s Time-Interleaved DAC With Full-Binary Sub-DACs | - |
dc.type | Article | - |
dc.identifier.wosid | 000443055200006 | - |
dc.identifier.scopusid | 2-s2.0-85042848695 | - |
dc.type.rims | ART | - |
dc.citation.volume | 65 | - |
dc.citation.issue | 9 | - |
dc.citation.beginningpage | 1154 | - |
dc.citation.endingpage | 1158 | - |
dc.citation.publicationname | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.identifier.doi | 10.1109/TCSII.2018.2809965 | - |
dc.contributor.localauthor | Ryu, Seung-Tak | - |
dc.description.isOpenAccess | N | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | DAC | - |
dc.subject.keywordAuthor | time-interleaving | - |
dc.subject.keywordAuthor | high-speed interface | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.