Developing an Integrated Design Strategy for Chip Layout Optimization

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 901
  • Download : 659
DC FieldValueLanguage
dc.contributor.authorWits, W. W.-
dc.contributor.authorJauregui-Becker, J. M.-
dc.contributor.authorVliet, F. E. van-
dc.contributor.authorRiele, G. J. te-
dc.date.accessioned2011-05-16T02:27:17Z-
dc.date.available2011-05-16T02:27:17Z-
dc.date.issued2011-
dc.identifier.citation21st CIRP Design Conferenceen
dc.identifier.urihttp://hdl.handle.net/10203/23650-
dc.description.abstractThis paper presents an integrated design strategy for chip layout optimization. The strategy couples both electric and thermal aspects during the conceptual design phase to improve chip performances; thermal management being one of the major topics. The layout of the chip circuitry is optimized according to the proposed design rules. This offers chip layout designers an intuitive way to optimize the layout for multiple performance indicators, such as temperature, RF power output or amplifier gain. In a case study, the strategy proposed a chip redesign, boosting overall chip performance without compromising the current cooling infrastructure. The developed integrated design strategy presents a new and time-efficient approach to chip layout optimization and electronics cooling in general.en
dc.language.isoen_USen
dc.publisherCIRPen
dc.subjectThermal managementen
dc.subjectElectronics coolingen
dc.subjectChip layout optimizationen
dc.subjectIntegrated design strategyen
dc.subjectLayout designen
dc.titleDeveloping an Integrated Design Strategy for Chip Layout Optimizationen
dc.typeArticleen

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0