High PSRR low dropout voltage regulator with an improved subtraction topology개선된 뺄셈 기법을 이용한 높은 PSRR을 가지는 전압 강하 레귤레이터

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 921
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorLee, Sang Gug-
dc.contributor.advisor이상국-
dc.contributor.authorBang, Su Wan-
dc.contributor.author방수완-
dc.date.accessioned2017-03-29T02:38:35Z-
dc.date.available2017-03-29T02:38:35Z-
dc.date.issued2016-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=649609&flag=dissertationen_US
dc.identifier.urihttp://hdl.handle.net/10203/221776-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학부, 2016.2 ,[iv, 27 p. :]-
dc.description.abstractRecently, there are a demand for low dropout voltage regulator (LDO) with high power supply rejection (PSR) performance, using low power, wireless communication circuit for internet of things (IoT). This paper presents that an improved two stage low dropout regulator (LDO) is presented. In the proposed LDO, power supply rejection ratio (PSRR) is improved by using a subtraction topology containing a source follower connect-ed with a power transistor. This source follower buffer makes it possible to obtain high PSR and fixed current bias in the buffer. Simulation results show the PSR of 74 dB at 100 kHz. The presented LDO dissipates $33 \mu A$ under a 1.2 V supply in $0.18\mu m$ CMOS and occupies $0.058mm^{2}$. Proposed LDO have a stable current bias using a source-follower-buffer. Source-follower-buffer makes a special open loop gain that make the PSRR enhancement of the performance of circuits using proposed LDO. The proposed idea is very simple to apply any LDO using single power supply. The proposed subtraction con-cept for a improved PSRR can be adapted in cap-less LDO that can provide high performance PSRR to surpass gain of the amplifier and wide band PSRR also.-
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectLow dropout regulator-
dc.subjectHigh PSRR-
dc.subjectLDO-
dc.subjectSubtraction Method-
dc.subjectNoise-
dc.subject전압 강하 레귤레이터-
dc.subject높은 PSRR-
dc.subject선형 레귤레이터-
dc.subject뺄셈기법-
dc.subject노이즈-
dc.titleHigh PSRR low dropout voltage regulator with an improved subtraction topology-
dc.title.alternative개선된 뺄셈 기법을 이용한 높은 PSRR을 가지는 전압 강하 레귤레이터-
dc.typeThesis(Master)-
dc.identifier.CNRN325007-
dc.description.department한국과학기술원 :전기및전자공학부,-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0