Low-power dynamic termination scheme using NMOS diode clamping

Abstract

An NMOS diode clamped termination (NDCT) with NMOS threshold voltage (V-th) of around 0 V is proposed as a dynamic termination for a high-speed/low-power chip-to-chip interconnection scheme. Both simulation and experimental results for several benchmark circuits show that, compared with open termination, the magnitudes of both overshoot and undershoot for nanosecond-range input pulses are typically less than similar to 15% of supply voltage (V-cc = 3.3 V) with the same order of magnitude in pou er saving, Last, the NDCT is found to be very immune to electrostatic discharge, guaranteeing more than 3000 V for a human body model, Our results demonstrate the potentiality of NDCT as the high-speed interconnection scheme.