An Automatic Loop Gain Control Algorithm for Bang-Bang CDRs

Cited 8 time in webofscience Cited 0 time in scopus
  • Hit : 311
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKwon, Soon Wonko
dc.contributor.authorLee, Joon Yeongko
dc.contributor.authorLee, Jinheeko
dc.contributor.authorHan, Kwangseokko
dc.contributor.authorKim, Taehoko
dc.contributor.authorLee, Sangeunko
dc.contributor.authorLee, Jeong Supko
dc.contributor.authorYoon, Taehunko
dc.contributor.authorWon, Hyosupko
dc.contributor.authorPark, Jinhoko
dc.contributor.authorBae, Hyeon-Minko
dc.date.accessioned2016-04-22T07:48:24Z-
dc.date.available2016-04-22T07:48:24Z-
dc.date.created2015-11-20-
dc.date.created2015-11-20-
dc.date.created2015-11-20-
dc.date.issued2015-12-
dc.identifier.citationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.62, no.12, pp.2817 - 2828-
dc.identifier.issn1549-8328-
dc.identifier.urihttp://hdl.handle.net/10203/205720-
dc.description.abstractAn automatic loop gain control algorithm (ALGC) for a bang-bang (BB) clock and data recovery (CDR) is proposed. The proposed algorithm finds the optimum loop gain using the autocorrelation of a BBPD output signal for minimum MSE performance. Mathematical proof of the algorithm is presented for both rotator-based and VCO-based CDRs with finite loop delay. A 25 Gb/s transceiver IC is fabricated using a 40 nm CMOS process to validate the performance of the algorithm. The power consumptions of TX and RX are 37.8 mW and 46.8 mW, respectively and the synthesized area implementing a digital loop filter together with the proposed ALGC occupies 140 mu m x 170 mu m.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.subjectADAPTIVE DELTA-MODULATION-
dc.titleAn Automatic Loop Gain Control Algorithm for Bang-Bang CDRs-
dc.typeArticle-
dc.identifier.wosid000366836800004-
dc.identifier.scopusid2-s2.0-84959864336-
dc.type.rimsART-
dc.citation.volume62-
dc.citation.issue12-
dc.citation.beginningpage2817-
dc.citation.endingpage2828-
dc.citation.publicationnameIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS-
dc.identifier.doi10.1109/TCSI.2015.2495725-
dc.contributor.localauthorBae, Hyeon-Min-
dc.contributor.nonIdAuthorLee, Jinhee-
dc.contributor.nonIdAuthorHan, Kwangseok-
dc.contributor.nonIdAuthorKim, Taeho-
dc.contributor.nonIdAuthorLee, Sangeun-
dc.contributor.nonIdAuthorLee, Jeong Sup-
dc.contributor.nonIdAuthorPark, Jinho-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorBang-bang PLL-
dc.subject.keywordAuthorCDR-
dc.subject.keywordAuthorkalman gain-
dc.subject.keywordAuthorserial links-
dc.subject.keywordAuthorserial-in/serial-out-
dc.subject.keywordPlusADAPTIVE DELTA-MODULATION-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 8 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0