Browse "School of Electrical Engineering(전기및전자공학부)" by Author Yeo, Chia Ching
Showing results 1 to 1 of 1
| Border-trap characterization in high-kappa strained-si MOSFETs Maji, Debabrata; Duttagupta, S. P.; Rao, V. Rarngopal; Yeo, Chia Ching; Cho, Byung Jin, IEEE ELECTRON DEVICE LETTERS, v.28, no.8, pp.731 - 733, 2007-08 |
Discover
Open Access
- 573 OA Article
Date issued
- 4,864 2020 - 2024
- 18,943 2010 - 2019
- 15,019 2000 - 2009
- 7,644 1990 - 1999
- 2,391 1980 - 1989