DSpace at KOASAS: Browsing DSpace

DSpace at KOASAS

Browsing DSpace

Browse "School of Electrical Engineering(전기및전자공학부)" by Author 1501

Sort by:
In order:
Results/Page
Authors/Record:

Showing results 1 to 19 of 19

1	A fast locking time ADPLL using temperature variation compensated lookup table Choi, HaeWook, TriSAI 2009, pp.101 - 104, 2009
2	A metastability free retiming logic of ADPLL Choi, HaeWook, ITC-CSCC 2009, pp.1526 - 1528, 2009
3	A Modular Transform Method of Crypto Algorithm for Optimized FPGA Synthesis Choi Hae-Wook, The 2012 International Conference on Information Science and Technology, Shanghai China, April 2012, pp.426 - 433, SERSC, 2012-04-30
4	Adaptive motion estimation algorithm using spatial and temporal correlation Lim, J.-H.; Choi, HaeWook, 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM 2001), pp.473 - 476, 2001-08-26
5	An expurgated union bound for space-time code systems Ngo, VD; Choi, Hae-Wook; Park, Sin Chong, LECTURE NOTES IN COMPUTER SCIENCE (INCLUDING SUBSERIES LECTURE NOTES IN ARTIFICIAL INTELLIGENCE AND LECTURE NOTES IN BIOINFORMATICS), v.3124, no.0, pp.156 - 162, 2004
6	An optimum mapping of IPs for On-Chip Network design based on the minimum latency constraint Ngo, V.-D.; Choi, HaeWook, TENCON 2005 - 2005 IEEE Region 10 Conference, v.2007, 2005-11-21
7	An QoS aware mapping of cores onto NoC architectures Nguyen, H.-N.; Ngo, V.-D.; Bae, Y.; Cho, H.; Choi, HaeWook, 5th International Symposium on Parallel and Distributed Processing and Applications, ISPA 2007, pp.278 - 288, 2007-08-29
8	Analyzing the performance of mesh and fat-tree topologies for network on chip design Ngo, VD; Nguyen, HN; Choi, Hae-Wook, LECTURE NOTES IN COMPUTER SCIENCE (INCLUDING SUBSERIES LECTURE NOTES IN ARTIFICIAL INTELLIGENCE AND LECTURE NOTES IN BIOINFORMATICS), v.3824 LNCS, no.0, pp.300 - 310, 2005
9	Assessing routing behavior on on-chip-network Nguyen, H.-N.; Ngo, V.-D.; Choi, HaeWook, 2006 International Conference on Computer Engineering and Systems, ICCES'06, pp.62 - 65, 2006-11-05
10	Characterization and Modeling of Technology Independent Cells 최해욱, ICVC : International Conference on VLSI and CAD, v.0, no.0, pp.0 - 0, 1993-01
11	Effects on Training Mathematics Problem Solving Behaviors using a Tablet Computer Kim, Youngjae; Lim, Cheolil; Choi, Hae-Wook; Hahn, Minsoo, IEEE Conference on Teaching, Assessment and Learning for Engineering, pp.W2C-6 - W2C-10, IEEE, 2012-08-20
12	Efficient pipelined multistream AES CCMP architecture for wireless LAN Rha, Haeyoung; Choi Hae-Wook, International Conference on Information Science and Applications 2012, IEEE Computer Society, 2012-05
13	Latency optimization for NoC design of H.264 decoder based on self-similar traffic modeling Ngo, V.-D.; Chang, J.-Y.; Bae, Y.; Cho, H.; Choi, HaeWook, 5th International Symposium on Parallel and Distributed Processing and Applications, ISPA 2007, pp.289 - 302, 2007-08-29
14	Multiplane virtual channel router for network-on-chip design Noh, S.; Ngo, V.-D.; Jao, H.; Choi, HaeWook, HUT-ICCE 2006 1st International Conference on Communications and Electronics, pp.348 - 351, 2006-10-10
15	On chip network: Topology design and evaluation using NS2 Ngo, V.-D.; Choi, HaeWook, 7th International Conference on Advanced Communication Technology, ICACT 2005, v.2, pp.1292 - 1295, 2005-02-21
16	Performance and complexity analysis of credit-based end-to-end flow control in network-on-chip Noh, S.; Kim, D.; Ngo, V.-D.; Choi, HaeWook, 5th International Symposium on Parallel and Distributed Processing and Applications, ISPA 2007, pp.268 - 277, 2007-08-29
17	Realization of video object plane decoder on mesh on-chip network architecture Nguyen, H.-N.; Ngo, V.-D.; Choi, HaeWook, Third IASTED International Conference on Circuits, Signals, and Systems, CSS 2005, pp.137 - 141, 2005-10-24
18	Realizing network on chip design of H.264 decoder based on throughput aware mapping Ngo, V.-D.; Nguyen, H.-N.; Choi, HaeWook, HUT-ICCE 2006 1st International Conference on Communications and Electronics, pp.337 - 342, 2006-10-10
19	The optimized tree-based network on chip topologies for H.264 decoder design Ngo, V.-D.; Choi, HaeWook; Bae, Y.; Cho, H., 2006 International Conference on Computer Engineering and Systems, ICCES'06, pp.343 - 347, 2006-11-05

Discover

KOASAS

Knowledge Service Development Team, KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea. T. 82-42-350-4493 Email. koasas@kaist.ac.kr
Copyright © 2016. Korea Advanced Institute of Science and Technology. All Rights Reserved.

Communities & Collections

rss_1.0 rss_2.0 atom_1.0