Showing results 1 to 2 of 2
A Two-step 5b Logarithmic ADC with Minimum Step-size of 0.1% Full-scale for MLC Phase-Change Memory Readout Kwon, JW; Jin, DH; Kim, HJ; Hwang, SI; Shin, MC; Kang, JH; Ryu, Seung-Tak, Custom Integrated Circuits Conference(CICC), IEEE, 2014-09-17 |
Delta Readout Scheme for Image-Dependent Power Savings in a CMOS Image Sensor with Multi-Column-Parallel SAR ADCs Kim, HJ; Hwang, SI; Kwon, JW; Jin, DH; Choi, BS; Lee, SG; Park, JH; et al, Asian Solid-State Circuits Conference, IEEE, 2015-11-10 |
Discover