Advanced addition-only digital error correction 기법을 포함하는 0.5μm CMOS 2.3V 1.2mW 12b 3MS/s SAR ADC의 설계A 2.3V 1.2mW 12b 3MS/s SAR ADC with advanced addition-only digital error correction in 0.5μm CMOS

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 496
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisor류승탁-
dc.contributor.advisorRyu, Seung-Tak-
dc.contributor.author백승엽-
dc.contributor.authorBaek, Seung-Yeob-
dc.date.accessioned2013-09-12T01:58:56Z-
dc.date.available2013-09-12T01:58:56Z-
dc.date.issued2012-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=486800&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/180874-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학과, 2012.2, [ vi, 55 p. ]-
dc.languagekor -
dc.publisher한국과학기술원-
dc.subjectA2ADEC)-
dc.subjectAdvanced addition-only digital error correction (Advanced ADEC-
dc.subjectSuccessive Approximation Register ADC-
dc.subjectSAR ADC-
dc.subjectdigital error correction-
dc.subjectSAR ADC-
dc.subjectSuccessive Approximation Register ADC-
dc.subjectAdvanced addition-only digital error correction (Advanced ADEC-
dc.subjectA2ADEC)-
dc.subjectdigital error correction-
dc.subjectmultistep binary error correction-
dc.subjectmultistep binary error correction-
dc.titleAdvanced addition-only digital error correction 기법을 포함하는 0.5μm CMOS 2.3V 1.2mW 12b 3MS/s SAR ADC의 설계-
dc.title.alternativeA 2.3V 1.2mW 12b 3MS/s SAR ADC with advanced addition-only digital error correction in 0.5μm CMOS-
dc.typeThesis(Master)-
dc.identifier.CNRN486800/325007 -
dc.description.department한국과학기술원 : 전기및전자공학과, -
dc.identifier.uid020103297-
dc.contributor.localauthor류승탁-
dc.contributor.localauthorRyu, Seung-Tak-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0