Latency-aware utility-based NUCA cache partitioning in 3D-stacked multi-processor systems
- Publisher
- IEEE/IFIP
- Issue Date
- 2010-09-27
- Language
- English
- Citation
2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC 2010, pp.125 - 130
- Appears in Collection
- EE-Conference Papers(학술회의논문)
- Files in This Item
- There are no files associated with this item.
This item is cited by other documents in WoS
| ⊙ Detail Information in WoSⓡ | Click to see |  |
| ⊙ Cited 3 items in WoS | Click to see citing articles in |  |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.