Simulation Acceleration of Transaction-Level Models for SoC with RTL sub-blocks

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 304
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKyung, Chong-Min-
dc.contributor.authorLee, Jae-Gon-
dc.contributor.authorYang, Wooseung-
dc.contributor.authorKwon, Young-Su-
dc.contributor.authorKim, Young-Il-
dc.date.accessioned2013-03-18T14:29:57Z-
dc.date.available2013-03-18T14:29:57Z-
dc.date.created2012-02-06-
dc.date.issued2005-
dc.identifier.citationASP-DAC'2005, v., no., pp. --
dc.identifier.urihttp://hdl.handle.net/10203/149297-
dc.languageENG-
dc.titleSimulation Acceleration of Transaction-Level Models for SoC with RTL sub-blocks-
dc.typeConference-
dc.type.rimsCONF-
dc.citation.publicationnameASP-DAC'2005-
dc.identifier.conferencecountryChina-
dc.identifier.conferencecountryChina-
dc.contributor.localauthorKyung, Chong-Min-
dc.contributor.nonIdAuthorLee, Jae-Gon-
dc.contributor.nonIdAuthorYang, Wooseung-
dc.contributor.nonIdAuthorKwon, Young-Su-
dc.contributor.nonIdAuthorKim, Young-Il-
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0