Simlation and Analysis of Network on Chip Architecture for Wireless Communication System
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Park, Sin Chong | - |
| dc.date.accessioned | 2013-03-17T08:13:11Z | - |
| dc.date.available | 2013-03-17T08:13:11Z | - |
| dc.date.created | 2012-02-06 | - |
| dc.date.issued | 2005-07-01 | - |
| dc.identifier.citation | Fifth International Workshop on System-on-Chip for Real-Time Applications, 2005., v., no., pp.471 - 475 | - |
| dc.identifier.uri | http://hdl.handle.net/10203/141458 | - |
| dc.language | ENG | - |
| dc.title | Simlation and Analysis of Network on Chip Architecture for Wireless Communication System | - |
| dc.type | Conference | - |
| dc.type.rims | CONF | - |
| dc.citation.beginningpage | 471 | - |
| dc.citation.endingpage | 475 | - |
| dc.citation.publicationname | Fifth International Workshop on System-on-Chip for Real-Time Applications, 2005. | - |
| dc.contributor.localauthor | Park, Sin Chong | - |
- Appears in Collection
- EE-Conference Papers(학술회의논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.