Energy-Efficient Instruction Cache Using Page-Based Placement

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 250
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, Soontae-
dc.contributor.authorVijaykrishnan, N.-
dc.contributor.authorKandemir , M.-
dc.contributor.authorIrwin, M. J.-
dc.identifier.citationInternational Conference on Compilers, Architecture, and Synthesis for Embedded Systems, v., no., pp.229 - 237-
dc.description.abstractEnergy consumption is a crucial factor in designing battery-operated embedded and mobile systems. The memory system is a major contributor to the system energy in such environments. In order to optimize energy and energy-delay in the memory system, we investigate ways of splitting the instruction cache into several smaller units, each of which is a cache by itself (called subcache). The subcache architecture employs a page-based placement strategy, a dynamic cache line remapping policy and a predictive precharging policy in order to improve the memory system energy behavior. Using applications from the SPECjvm98 and SPECint2000 benchmarks, the proposed subcache architecture is shown to be effective in improving both the energy and energy-delay metrics.-
dc.titleEnergy-Efficient Instruction Cache Using Page-Based Placement-
dc.citation.publicationnameInternational Conference on Compilers, Architecture, and Synthesis for Embedded Systems-
dc.contributor.localauthorKim, Soontae-
dc.contributor.nonIdAuthorVijaykrishnan, N.-
dc.contributor.nonIdAuthorKandemir , M.-
dc.contributor.nonIdAuthorIrwin, M. J.-
Appears in Collection
CS-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.


  • mendeley


rss_1.0 rss_2.0 atom_1.0