DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Soontae | - |
dc.contributor.author | Vijaykrishnan, N. | - |
dc.contributor.author | Kandemir , M. | - |
dc.contributor.author | Irwin, M. J. | - |
dc.date.accessioned | 2013-03-16T23:34:11Z | - |
dc.date.available | 2013-03-16T23:34:11Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 2001-11-01 | - |
dc.identifier.citation | International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, v., no., pp.229 - 237 | - |
dc.identifier.uri | http://hdl.handle.net/10203/137325 | - |
dc.description.abstract | Energy consumption is a crucial factor in designing battery-operated embedded and mobile systems. The memory system is a major contributor to the system energy in such environments. In order to optimize energy and energy-delay in the memory system, we investigate ways of splitting the instruction cache into several smaller units, each of which is a cache by itself (called subcache). The subcache architecture employs a page-based placement strategy, a dynamic cache line remapping policy and a predictive precharging policy in order to improve the memory system energy behavior. Using applications from the SPECjvm98 and SPECint2000 benchmarks, the proposed subcache architecture is shown to be effective in improving both the energy and energy-delay metrics. | - |
dc.language | ENG | - |
dc.title | Energy-Efficient Instruction Cache Using Page-Based Placement | - |
dc.type | Conference | - |
dc.type.rims | CONF | - |
dc.citation.beginningpage | 229 | - |
dc.citation.endingpage | 237 | - |
dc.citation.publicationname | International Conference on Compilers, Architecture, and Synthesis for Embedded Systems | - |
dc.contributor.localauthor | Kim, Soontae | - |
dc.contributor.nonIdAuthor | Vijaykrishnan, N. | - |
dc.contributor.nonIdAuthor | Kandemir , M. | - |
dc.contributor.nonIdAuthor | Irwin, M. J. | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.