DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Soo-Young | - |
dc.contributor.author | Lee, Sang Yong | - |
dc.contributor.author | Ahn, KH | - |
dc.date.accessioned | 2013-03-15T20:26:14Z | - |
dc.date.available | 2013-03-15T20:26:14Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 1997-06-09 | - |
dc.identifier.citation | Proceedings of the 1997 IEEE International Conference on Neural Networks. , v., no., pp.928 - 932 | - |
dc.identifier.uri | http://hdl.handle.net/10203/123545 | - |
dc.description.abstract | Offsets inherent in analog circuits have been big obstacle in analog implementations of backpropagation algorithm. In this article the effects of analog multiplier offsets on on-chip learning are systematically analyzed. Offsets in a multiplier are mathematically modeled and incorporated into backpropagation learning equations. The deformed equations are investigated to show how the offsets degrade learning performance and under which conditions the neuron's output fails to converge. Simulation results agree well with analytic calculations | - |
dc.language | ENG | - |
dc.title | Effects of analog multiplier offsets on on-chip learning, International Conference on Neural Networks | - |
dc.type | Conference | - |
dc.type.rims | CONF | - |
dc.citation.beginningpage | 928 | - |
dc.citation.endingpage | 932 | - |
dc.citation.publicationname | Proceedings of the 1997 IEEE International Conference on Neural Networks. | - |
dc.identifier.conferencecountry | United States | - |
dc.identifier.conferencecountry | United States | - |
dc.contributor.localauthor | Lee, Soo-Young | - |
dc.contributor.localauthor | Lee, Sang Yong | - |
dc.contributor.nonIdAuthor | Ahn, KH | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.