Compact Test Generation Of Robustly Hazard-Free Tests For Path Delay Fault In Combinational Circuits Using 19-Valued Logic

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 450
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, Dae Sik-
dc.contributor.authorSeong, Poong-Hyun-
dc.date.accessioned2013-03-15T17:37:44Z-
dc.date.available2013-03-15T17:37:44Z-
dc.date.created2012-02-06-
dc.date.issued1997-05-
dc.identifier.citationMaintenance And Reliability Conference, v., no., pp.24 - 24-
dc.identifier.urihttp://hdl.handle.net/10203/121917-
dc.languageENG-
dc.titleCompact Test Generation Of Robustly Hazard-Free Tests For Path Delay Fault In Combinational Circuits Using 19-Valued Logic-
dc.typeConference-
dc.type.rimsCONF-
dc.citation.beginningpage24-
dc.citation.endingpage24-
dc.citation.publicationnameMaintenance And Reliability Conference-
dc.identifier.conferencecountryUnited States-
dc.identifier.conferencecountryUnited States-
dc.contributor.localauthorSeong, Poong-Hyun-
dc.contributor.nonIdAuthorKim, Dae Sik-
Appears in Collection
NE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0