Dual-Loop Digital PLL Design for Adaptive Clock Recovery

Cited 1 time in webofscience Cited 0 time in scopus
  • Hit : 314
  • Download : 0
Publisher
ASP-DAC
Issue Date
1998-02
Language
English
Citation

ASP-DAC'98, pp.347 - 352

URI
http://hdl.handle.net/10203/120171
Appears in Collection
RIMS Conference Papers
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0