Reducing the size of a BDD in the combinational circuit power estimation by using the dynamic size limit

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 291
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorChoi Hoon-
dc.contributor.authorHwang Seung Ho-
dc.date.accessioned2013-03-15T12:56:38Z-
dc.date.available2013-03-15T12:56:38Z-
dc.date.created2012-02-06-
dc.date.issued1997-06-09-
dc.identifier.citationProceedings of the 1997 IEEE International Symposium on Circuits and Systems, ISCAS'97. Part 4 (of 4), v.3, no., pp.1520 - 1523-
dc.identifier.issn0271-4310-
dc.identifier.urihttp://hdl.handle.net/10203/119648-
dc.languageENG-
dc.titleReducing the size of a BDD in the combinational circuit power estimation by using the dynamic size limit-
dc.typeConference-
dc.identifier.scopusid2-s2.0-0030708988-
dc.type.rimsCONF-
dc.citation.volume3-
dc.citation.beginningpage1520-
dc.citation.endingpage1523-
dc.citation.publicationnameProceedings of the 1997 IEEE International Symposium on Circuits and Systems, ISCAS'97. Part 4 (of 4)-
dc.identifier.conferencecountryHong Kong-
dc.identifier.conferencecountryHong Kong-
dc.contributor.localauthorHwang Seung Ho-
dc.contributor.nonIdAuthorChoi Hoon-
Appears in Collection
RIMS Conference Papers
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0