DC Field | Value | Language |
---|---|---|
dc.contributor.author | Cho, Byung Jin | - |
dc.contributor.author | Jang, SA | - |
dc.contributor.author | Song, TS | - |
dc.contributor.author | Pyi, SH | - |
dc.contributor.author | Kim, JC | - |
dc.date.accessioned | 2013-03-15T12:52:22Z | - |
dc.date.available | 2013-03-15T12:52:22Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 1996-08-26 | - |
dc.identifier.citation | International Conf. on Solid State Devices and Materials (SSDM), v., no., pp.40 - 40 | - |
dc.identifier.uri | http://hdl.handle.net/10203/119623 | - |
dc.language | ENG | - |
dc.title | Double spacer LOCOS process with shallow recess of silicon for 0.20 um isolation | - |
dc.title.alternative | Double spacer LOCOS process with shallow recess of silicon for 0.20 um isolation | - |
dc.type | Conference | - |
dc.type.rims | CONF | - |
dc.citation.beginningpage | 40 | - |
dc.citation.endingpage | 40 | - |
dc.citation.publicationname | International Conf. on Solid State Devices and Materials (SSDM) | - |
dc.identifier.conferencecountry | Japan | - |
dc.identifier.conferencecountry | Japan | - |
dc.contributor.localauthor | Cho, Byung Jin | - |
dc.contributor.nonIdAuthor | Jang, SA | - |
dc.contributor.nonIdAuthor | Song, TS | - |
dc.contributor.nonIdAuthor | Pyi, SH | - |
dc.contributor.nonIdAuthor | Kim, JC | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.