Improving two-level logic minimization technique for low power driven multilevel logic re-synthesis
- Issue Date
- 1997-08-03
- Language
- English
- Citation
Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), pp.1026 - 1029
- Appears in Collection
- RIMS Conference Papers
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.