Showing results 1 to 2 of 2
PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P/G TSV Array Model Based on Separated P/G TSV and Chip-PDN Models Pak, Jun-So; Kim, Joo-Hee; Cho, Jong-Hyun; Kim, Ki-Yeong; Song, Tai-Gon; Ahn, Seung-Young; Lee, Jun-Ho; et al, IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, v.1, no.2, pp.208 - 219, 2011-02 |
Through-Silicon-Via-Based Decoupling Capacitor Stacked Chip in 3-D-ICs Song, Eun-Seok; Koo, Kyoung-Choul; Pak, Jun-So; Kim, Joung-Ho, IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, v.3, no.9, pp.1467 - 1480, 2013-09 |
Discover