DSpace at KOASAS
Browsing DSpace

Browse by Subject LC-VCO

A to Z

All 0-9

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

or enter first few letters:

Showing results 1 to 13 of 13

1
A Low-Jitter Area-Efficient LC-VCO Based Clock Generator in 0.13-mu m CMOS

Lee, Joonhee; Kim, Sungjun; Jeon, Sehyung; Lee, Woojae; Cho, S; Kim, S; Lee, W; et al, IEICE TRANSACTIONS ON ELECTRONICS, v.E92C, pp.589 - 591, 2009-04

2
(A) 100 to 200 MHz area-efficient LC-VCO based clock generator in 130nm CMOS = 130nm CMOS 공정에서 면적 효율을 가지는 LC-VCO를 사용한 100~200 MHz 클록 발생기link

Kim, Sung-Jun; 김성준; et al, 한국과학기술원, 2008

3
An LC-VCO strongly suppresses the AM-FM conversion caused by varactor

Shin, SB; Lee, Sang-Gug, IEICE TRANSACTIONS ON ELECTRONICS, v.E91C, pp.1516 - 1519, 2008-09

4
An Ultra-Low Jitter, Low-Power, 102-GHz PLL Using a Power-Gating Injection-Locked Frequency Multiplier-Based Phase Detector

Park, Suneui; Choi, Seojin; Yoo, Seyeon; Cho, Yoonseo; Choi, Jaehyouk, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.57, no.9, pp.2829 - 2840, 2022-09

5
An Ultra-Low-Jitter, mmW-Band Frequency Synthesizer Based on Digital Subsampling PLL Using Optimally Spaced Voltage Comparators

Kim, Juyeop; Lim, Younghyun; Yoon, Heein; Lee, Yongsun; Park, Hangi; Cho, Yoonseo; Seong, Taeho; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.54, no.12, pp.3466 - 3477, 2019-12

6
Analysis and Design of a Core-Size-Scalable Low Phase Noise LC-VCO for Multi-Standard Cellular Transceivers

Seong, Taeho; Kim, Jae Joon; Choi, Jaehyouk, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.62, no.3, pp.781 - 790, 2015-03

7
Design of a 12 to 14.5 GHz Digitally-Controlled Oscillator for an Ultra-Low-Jitter PLL

방주은; 조용우; 최서진; 최재혁, IDEC Journal of Integrated Circuits and Systems, v.7, no.1, pp.18 - 23, 2021-01

8
Design of low phase noise fully differential LC-VCO = 낮은 위상 잡음 fully differential 구조의 LC전압 제어 발진기의 설계link

Moon, Hyun-Won; 문현원; et al, 한국과학기술원, 2004

9
Modeling and analysis of LC-VCO performance degradation and shielding for tsv noise coupling in 3D IC = 3차원 집적회로에서 실리콘 관통 비아의 잡음전달과 LC-VCO 성능 저하의 모델링 및 분석과 차폐에 대한 연구link

Lim, Jae-Min; 임재민; et al, 한국과학기술원, 2014

10
Modeling and Analysis of TSV Noise Coupling Effects on RF LC-VCO and Shielding Structures in 3D IC

Lim, Jaemin; Cho, Jonghyun; Jung, Daniel Hyunsuk; Kim, Jonghoon J.; Choi, Sumin; Kim, Dong-Hyun; Lee, Man Ho; et al, IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, v.60, no.6, pp.1939 - 1947, 2018-12

11
Ultra-Low Power Quadrature LO-Generator

신유환; 임영현; 박선의; 김주엽; 방주은; 최재혁, IDEC Journal of Integrated Circuits and Systems, v.8, no.1, pp.31 - 36, 2022-01

12
Voltage-Controlled C-V Response Tuning in a Parallel Plate MEMS Variable Capacitor

Han, Chang-Hoon; Choi, Dong-Hoon; Yang, Hyun-Ho; Yoon, Yong-Hoon; Yoon, Jun-Bo, JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, v.22, no.6, pp.1403 - 1413, 2013-12

13
Wideband CMOS voltage-controlled oscillator using tunable inductors

Kim, J. J.; Choi, Jaehyouk; Lee, K. -H.; Bien, F.; Lim, K.; Lee, C. -H., ELECTRONICS LETTERS, v.46, no.20, pp.1391 - 1393, 2010-09

Discover

rss_1.0 rss_2.0 atom_1.0