

# An OLED Display Driver IC Embedding -63dB CMR, 80mV/nA Sensitivity, 390pA Detectable, and Column-Parallel Pixel Current Readout for Real-Time Non-Uniformity Compensation

Gyu-Wan Lim<sup>1</sup>, Gyeong-Gu Kang<sup>1</sup>, Seunghwa Shin<sup>1</sup>, Kihyun Kim<sup>1</sup>, Yousung Park<sup>1</sup>, Won Kim<sup>2</sup>, Young-Bok Kim<sup>2</sup>, Hyun-Kyu Jeon<sup>2</sup>, Hyun-Sik Kim<sup>1</sup>  
<sup>1</sup>KAIST, Daejeon, Korea; <sup>2</sup>LX Semicon, Seoul, Korea. E-mail: hyunskim@kaist.ac.kr

## ABSTRACT

This paper presents a display driver IC that embeds column-parallel 11b pixel-current readouts to compensate for display non-uniformity. Leveraging the source-driven TFT pixel, the proposed techniques facilitate real-time current sensing, even while the display is active. Fabricated in 180nm, the chip achieves a -63dB rejection to common noise, a 390pA/LSB resolution, and an 80mV/nA sensitivity. Demonstrations with real LEDs effectively validated the pixel current sensing.

## INTRODUCTION

Despite the rising prominence of OLED displays, the issue of non-uniformity, due to variations in the thin-film transistors (TFTs), remains a challenge (left of Fig. 1). In contrast to the current-mode drive [1] and the in-pixel compensation [2], external compensation [3-5], which directly measures the TFT pixel current ( $I_{\text{pixel}}$ ), is proving particularly effective in OLED TVs for its superior capability to correct non-uniformities. However,  $I_{\text{pixel}}$ -sensing schemes still face challenges. Large common-mode noise ( $I_{\text{CMn}}$ ), induced by supply ripples ( $V_{\text{CMn}}$ ), hinders the accurate  $I_{\text{pixel}}$ -sense. This challenge intensifies in larger OLED panels due to increased parasitic capacitance ( $C_p$ ), leading to higher  $I_{\text{CMn}}$  (right of Fig. 1). Although [4] and [5] employ differential analog front-ends (AFE) to reject  $I_{\text{CMn}}$ , this approach results in doubled  $I_{\text{pixel}}$ -sensing time. Also, their common-mode rejection (CMR) to  $I_{\text{CMn}}$  remains insufficient for detecting sub- $\mu\text{A}$   $I_{\text{pixel}}$ . The non-real-time nature of their sensing, separated from display timing, may cause unwanted OLED emissions and user discomfort. Integrating AFEs into drive-column channels also demands a larger die area for the display driver IC. The channel size in [5] is too large, even without in-channel ADCs. In addition, the sensitivity of [5] is insufficient, increasing the burden on external ADCs. Although [4] occupies less space than [5] despite in-channel ADC, its resolution is limited to 39nA/LSB.

This paper presents an OLED driver IC that embeds column-parallel real-time  $I_{\text{pixel}}$  readouts, featuring high CMR and high sensitivity.

## PROPOSED READOUT AND SOURCE-DRIVER IC (RSIC)

**Source-Driven TFT Pixel** (Fig. 2): In typical gate-driven pixels [3-5], a test voltage ( $V_{\text{test}}$ ) is applied to the TFT gate, and  $I_{\text{pixel}}$  is measured via the drain when the OLED is deactivated. As a result,  $I_{\text{pixel}}$  differs from  $I_{\text{OLED}}$ , which directly determines the actual OLED luminance, thus making real-time sensing unfeasible. Beyond the data-lines, extra sensing-lines are required in the active-matrix. Moreover, apart from the gate-drive time, the gate-driven pixel must wait an extra duration for  $I_{\text{pixel}}$  to be delivered to the AFE. In the proposed source-driven pixel,  $I_{\text{pixel}}$  identical to  $I_{\text{OLED}}$  flows via the data-line when the actual display data ( $V_{\text{data}}$ ) is programmed. This arrangement allows for real-time  $I_{\text{pixel}}$ -sensing even while the display is being driven. Fast  $I_{\text{pixel}}$ -sensing is also achievable, facilitated by the voltage-driven merits.

**RSIC Channel** (Fig. 3): For display operation,  $V_{\text{data}}$  is driven to the OLED pixel by an AFE-combined amplifier (ACA) following the D/A conversion for the 10-bit data ( $D_{\text{DAC}}$ ). While  $V_{\text{data}}$  settles, the ACA concurrently detects the current ( $I_{\text{AFE}}$ ) flowing via the data-line. The  $I_{\text{AFE}}$  is then fed into a common-mode rejection filter (CMRF) to suppress  $I_{\text{CMn}}$ . The resulting filtered current ( $I_{\text{filt}}$ ), which accurately represents  $I_{\text{pixel}}$ , is converted into an 11-bit digital output ( $D_{\text{out}}$ ) through a folding-integrator (FI) and a residual SAR ADC. In the voltage-driving, a sample-and-hold (S/H) is utilized, enabling the R-DAC to be reused during the SAR A/D conversion, thereby saving channel area. **BW-Transitional ACA** (Fig. 4): The ACA design employs a class-AB amplifier at its core, featuring two output stages. The primary output stage is dedicated to drive  $V_{\text{data}}$ , while the corresponding replica stage concurrently replicates the data-line current into  $I_{\text{AFE}}$ . The dual functionality, in driving  $V_{\text{data}}$  and sensing  $I_{\text{AFE}}$ , necessitates meticulous optimization of the ACA's bandwidth (BW). A wider BW allows for rapid stabilization of  $V_{\text{data}}$  and  $I_{\text{AFE}}$  at the expense of decreased noise-filtering effect. Conversely, a narrower BW enhances noise filtration at  $I_{\text{AFE}}$  but results in slower driving and sensing speeds. To navigate this trade-off, the proposed ACA incorporates a BW-transitional design, enabled by a BW-control circuit (BCC). The BCC adaptively

adjusts the ACA's transconductance ( $G_{\text{mi}}$ ) in response to the amplifier's input difference,  $|V_{\text{INp}} - V_{\text{INn}}|$ . Initially, the BCC boosts the BW to expedite the settling of  $V_{\text{data}}$  and  $I_{\text{AFE}}$ . As  $|V_{\text{INp}} - V_{\text{INn}}|$  approaches 0, it reduces the BW to bolster noise suppression. This strategy allows the ACA to obtain both rapid sensing and effective noise reduction.

**Channel-Shared CMRF** (Fig. 5): This aims to filter out  $I_{\text{CMn}}$  (AC noise common to adjacent  $N$  channels) while allowing  $I_{\text{pixel}}$  (a unique DC readout signal) to be delivered to the  $I_{\text{filt}}$  output. To maximize the  $I_{\text{CMn}}$  rejection, the channel-sharing (CS) method is proposed, which involves aggregating the capacitive AC currents ( $I_{\text{AFi}} = N \cdot I_{\text{CF}}$ ) from the adjacent  $N$  channels and feeding them back to the CMRF input ( $I_{\text{FB}}$ ). This approach virtually boosts the filtering capacitance to  $N \cdot C_F$ , thus saving die area by obviating the need for large capacitance. Besides, the high-pass amplifier (HPA), working with a low-voltage supply, further amplifies the feedback signal as  $I_{\text{AFo}} = A_F(s) \cdot I_{\text{AFi}}$ , where  $A_F(s)$  includes a zero at  $\omega_z$ . This not only enhances the CMRF's feedback loop-gain but also elevates the order of the low-pass filtering for  $I_{\text{CMn}}$ . The combination of CS and HPA with  $N = 8$  offers up to -63dB rejection within the supply-ripple frequency ( $f_{\text{CMn}}$ ) range of 1.5 to 2MHz.

**Folding Integrator & ADC** (Fig. 6): An integrator is utilized to convert the sensed current into a voltage-domain signal ( $V_{\text{int}}$ ). To alleviate the burden on the ADC, high sensitivity (mV/nA) is essential. However,  $V_{\text{int}}$  is at risk of saturation, imposed by the supply voltage ( $V_{\text{DD}}$ ) constraint. This work proposes a folding integrator (FI) able to drastically expand the dynamic range (DR) while achieving high sensitivity.

The proposed FI integrates  $I_{\text{filt}}$  and converts it into a digital output, as follows: When  $V_{\text{int}}$  reaches  $V_{\text{ref}}$  during integration with  $C_1$  (or  $C_2$ ), a comparator detects it, and  $V_{\text{int}}$  is folded back to  $V_{\text{CM}}$  by substitution with the empty  $C_2$  (or  $C_1$ ). Note that  $|V_{\text{ref}} - V_{\text{CM}}|$  is half of the full-scale range (HFS). Whenever the folding occurs, the MSB 5-bit  $D_{\text{FOLD}}$  increments by +1. After the integration ( $T_{\text{int}}$ ), a residue of  $V_{\text{int}}$  is then A/D converted to an LSB 7-bit  $D_{\text{SAR}}$  using the SAR ADC, which reuses R-DAC employed for the voltage driver. The final 11-bit output ( $D_{\text{out}}$ ) is constructed by summing  $D_{\text{FOLD}}$  and  $D_{\text{SAR}}$ , with a 1-bit overlap. The FI offers  $16 \times$  DR, as well as a high sensitivity of 80mV/nA.

This work also presents a novel technique to correct the FI's error ( $V_e$ ) induced by the comparator's nonidealities. As shown at the bottom of Fig. 6,  $C_1$  and  $C_2$  swap roles during operation. Throughout this process, they compensate for  $V_e$  by transferring it between themselves each time they exchange roles. Thus, the residue of  $V_{\text{int}}$  is free from  $V_e$ .

## MEASUREMENT RESULTS

The RSIC was fabricated in a 180nm CMOS (Fig. 7). Fig. 8 shows the measured  $V_{\text{data}}$  for display inputs ( $D_{\text{in}}$ ) and the current-sensing waveforms of  $V_{\text{int}}$  for  $I_{\text{pixel}} = 0$  and 600nA, demonstrating up-folds for  $I_{\text{pixel}} > 400\text{nA}$  ( $I_{\text{bias}}$ ) and down-folds for  $I_{\text{pixel}} < I_{\text{bias}}$ . The driver can support 60Hz 4K displays, but the real-time readout adaptively conforms to the variable refresh rate (VRR). The left of Fig. 9 shows the frequency response of CS-HPA CMRF, indicating -25dB improvement in AC common-noise suppression. The effectiveness of CMRF is reconfirmed in the mid-bottom of Fig. 9. The mid-top of Fig. 9 verifies the error correction within the FI, showing a deliberate  $V_e$  of  $\pm 150\text{mV}$  is canceled out. The right of Fig. 9 shows the  $I_{\text{pixel}}$  vs.  $D_{\text{out}}$  curve. Fig. 10 details the  $I_{\text{pixel}}$ -readout linearities (INL/DNL) and the SNR. Fig. 11 showcases a real demonstration using LEDs, clearly observing that the sensed  $I_{\text{pixel}}$  ( $D_{\text{out}}$ ) correlates well with the actual LED luminance, thereby verifying the RSIC's efficacy in compensating for display non-uniformities. Fig. 12 tabulates the performance summary. This work outperforms prior works in terms of common-noise coverage (3.57 $\mu\text{A}_{\text{pp}}$ ), resolution (390pA/LSB), SNR (60.3dB at  $C_p = 100\text{pF}$ ), sensitivity (80mV/nA), and real-time functionality. Despite fully column-parallel, this work also achieves the smallest size per channel.

**ACKNOWLEDGEMENT:** this work was supported by LX Semicon.

## REFERENCES

- [1] Y.-J. Jeon *et al.*, JSSC 2010
- [2] C.-L. Lin *et al.*, JSSC 2019
- [3] S. Takasugi *et al.*, JSID 2016
- [4] J.-S. Bang *et al.*, JSSC 2016
- [5] K. Park *et al.*, TCAS-I 2023
- [6] C. Lotto *et al.*, Springer 2011




Fig. 1: Non-uniformity (left) and common-mode noise (right) in OLED display panel.




Fig. 2: Proposed source-driven TFT pixel for real-time OLED-current sensing.




Fig. 3: Channel structure of the proposed readout and source-driver IC (RSIC).




Fig. 4: BW-translational AFE-combined amplifier (ACA) with BCC.




Fig. 8: Measured operational waveforms.




Fig. 7: Die photo and 1-ch layout.




Fig. 10: Linearity and noise.




Fig. 9: CMRF performance, error cancellation in FI, and readout I/O curve.




Fig. 5: Channel-shared common-mode noise rejection filter (CS-CMRF).




Fig. 6: Folding integrator (FI), A/D conversion, and error correction in FI.





Fig. 11: Real demonstration: LED luminance vs. readout pixel current ( $D_{out}$ ).



	JSSC'16 [4]	TCAS-I'23 [5]	This work
Technology	180nm CMOS	180nm CMOS	180nm CMOS
$V_{data}$ -drive time	7.7 $\mu$ s (4k 60Hz)	5.1 $\mu$ s (4k 60Hz)	7.7 $\mu$ s (4k 60Hz VRR)
$I_{pixel}$ -sense time	131 $\mu$ s	40 $\mu$ s	38.4 $\mu$ s (4k 12Hz VRR)
Pixel structure	Gate-driven (3T1C)	Gate-driven (3T1C)	Source-driven (4T1C)
Sensing while display	X	X	O (real-time)
Data-line load ( $R_p/C_p$ )	30 k $\Omega$ / 30 pF	6.5 k $\Omega$ / 35 pF	2 k $\Omega$ / 100 pF
Max. coverable $I_{CM}^{**}$	0.25 $\mu$ App	0.7 $\mu$ App	3.57 $\mu$ App
$I_{CM}$ rejection (CMR)	-	-	-54 to -63 dB
ADC configuration	8b current-mode DAC + 1b comparator	(No on-chip ADC)	5b folding integrator (FI) + 7b SAR ADC reusing R-DAC
Sensing resolution & Max. DNL	1-LSB = 39 nA (in 8bit) & 0.56 LSB (21.9 nA)	(No on-chip ADC)	1-LSB = 390 pA (in 11bit) & 0.34 LSB (0.13 nA)
Current sensing sensitivity	6.88 mV/nA (0.55V/80nA)	80 mV/nA (64V/800nA)	80 mV/nA
SNR	-	62 dB (AFE only)	60.3 dB (end-to-end)
$C_p$ -normalized SNR***	-	77.4 dB (AFE only)	80.3 dB (end-to-end)
Power per channel	Data Driver	20 $\mu$ W (2 drv.)	ACA
	Sensing AFE	78.5 $\mu$ W	21.2 $\mu$ W
Channel configuration	ADC	Comp. 8.5 $\mu$ W CDAC 50 $\mu$ W	FI 37.5 $\mu$ W SAR 1.2 $\mu$ W
	1-channel area	2 drivers (10b) + 1 comp. & CDAC (8b)	1 driver (10b) + 1 AFE + 1 ADC (11b)
1-channel area	2 data-lines / 1 CH (time-interleaving)	1 data-line / 1 CH (column-parallel)	
1-channel area	38,906 $\mu$ m <sup>2</sup>	67,500 $\mu$ m <sup>2</sup>	14,600 $\mu$ m <sup>2</sup>

Fig. 12: Performance summary in comparison with prior works.