

Experiments and 2D-Simulations
for Quasi-saturation Effect in Power VDMOS Transistors

Chan-Kwang Park and Kwiro Lee

Department of Electrical Engineering,
Korea Advanced Institute of Science and Technology, Seoul, Korea

Abstract

Quasi-saturation phenomena in power VDMOS transistors have been studied extensively by experiments and also by two dimensional device simulation. It has been found that the quasi-saturation current is proportional to the effective cell-to-cell spacing, and beyond the critical point, carrier drift velocity in JFET region is saturated and carrier modulation occurs under the gate region. The results of this work shows that a power VDMOS transistor should be designed to keep the operating current smaller than one half of the critical current (I^*) rather than I^* reported previously. This is obtained from the detailed analysis of the severe non-linearity of the on-resistance due to mobility degradation as well as to the channel length modulation in the JFET region.

1. Introduction

Recently vertical DMOS (VDMOS) has drawn much attention due to its inherent high speed capability as a power device [1]. However, the on-resistance area product, $R_{on} \cdot A$, of a VDMOS is higher than that of bipolar devices for the same breakdown voltage. Therefore it is extremely important to determine cell-to-cell spacing optimally to minimize $R_{on} \cdot A$ [2]. But later it was found that the cell-to-cell spacing (a) must sometimes be wider than the optimal spacing to keep the operating current smaller than the critical current (I^*), because beyond quasi-saturation, the transconductance decreases very sharply [3].

In this paper, from experiments and numerical device simulation, we found that I^* is determined by the effective cell-to-cell spacing (a_{eff}) which is basically the same as the distance between two metallurgical p-body to n-substrate junctions. Moreover, the cell-to-cell

spacing (a) should be determined such that the operating current should be less than $I^*/2$ rather than I^* [4]. This is obtained from the detailed analysis of the non-linearity in $R_{on} \cdot A$ due to the mobility degradation as well as to the channel length modulation in the JFET region, which was not considered before.

2. Fabrication of test devices

Power VDMOS transistors shown in Fig. 1 with various cell-to-cell spacings are fabricated and the I-V characteristics are measured. The silicon wafer has the n⁻ epitaxial layer grown on n⁺ substrate. The resistivity of epitaxial layer is 13 ~ 15 Ω -cm and the thickness is $49 \pm 4 \mu\text{m}$.

We followed typical DMOS fabrication process steps as reported in ref. [5]. They start from the boron implantation and the drive-in for p⁺ region, and the gate oxide of 1000 \AA is thermally grown. LPCVD n⁺ doped poly-silicon is deposited and etched using RIE. After implantation of boron ions and drive-in for p-body phosphorus ions are implanted for n⁺ source region. The vertical junction depths of p⁺, p-body and n⁺ regions are 6 μm , 4 μm and 1 μm , respectively. Aluminum metalization is performed to make both front and back-side ohmic contacts.

The transistors have 12 rectangular cells with common source size(s) of $25 \times 25 \mu\text{m}^2$ in mask dimension. The test VDMOS devices have different cell-to-cell spacings of $a = 10 \mu\text{m}$, 12 μm , 14 μm , 17 μm , 20 μm and 25 μm in mask dimension.

3. Experimental results

As a typical example, the measured I-V characteristics for VDMOS with $a = 14 \mu\text{m}$ is shown in Fig. 2. From this figure, we can see that the quasi-saturation phenomenon occurs above $V_{GS} = 5\text{V}$ for this device. Fig. 3 shows measured transfer characteristics at drain-to-source voltage (V_{DS}) of 20V, for devices with different cell-to-cell spacings. It is very clear from this figure that the current becomes saturated at high gate bias and the saturated current levels (quasi-saturation) are very sensitive to the cell spacing, a .

To see the drain-to-source voltage dependences of the quasi-saturation current, we plot quasi-saturated I_{DS} versus V_{DS} for various devices in a log-log scale as shown in Fig. 4. From this figure, we can make following arguments. Firstly, the values of on-resistances (R_{on} 's) show severe non-linearity for V_{DS} larger than 2V. Secondly, the I-V curves for various devices are almost parallel to each other. These observations imply that the quasi-saturation current is a very strong function of a and non-linearity is caused by some physical mechanism independent of a . To extract the relationship between the quasi-saturation current and cell-to-cell spacing, we plotted the quasi-saturation current versus cell-to-cell spacing for various drain-to-source voltages in Fig. 5. From this figure, we can see that the quasi-saturation current is proportional to the effective cell-to-cell spacing which is smaller than cell-to-cell spacing (mask dimension) by $6.4 \mu\text{m}$. It is interesting to note that this coincides with the cell-to-cell spacing formed between two p-body to n-substrate metallurgical junctions. However, it shows that the linearity is not good for the case of $a = 20\mu\text{m}$ and $25\mu\text{m}$ in Fig. 5. This deviation from linear I_{DS} versus a is caused by the finite epi-resistance, R_{epi} , which was shown in Fig. 1.

The critical current I^* [6], at which the electron drift velocity is saturated, can be written by

$$I^* = qfN_D N_{cell} (2s+a) \cdot a_{eff} v_{sat} \quad (1)$$

Here $f (=n/N_D)$ which is larger than 1 is the ratio of modulated carrier density (n) in the JFET region (doping density of the epi-layer). v_{sat} is the saturation velocity and N_{cell} is the number of unit cell. The I^* , which is calculated from Eq. (1), is shown in Fig. 4. From these figures, we can see that the characteristics shows severe non-linearity. The R_{on} estimated at $I=I^*$ is about twice larger than measured at low V_{DS} as illustrated in Fig. 4. Therefore, as a worst case design we recommend $f=1/2$ instead of 1 which was suggested in refs [6].

4. Discussion

To investigate the internal behavior of the transistor, two dimensional device simulation was carried out. The structure of the simulated device is shown in Fig. 6. Because our devices are composed of rectangular cells, 3D device simulation should be used. However, we used 2D simulator to reduce computation time. But we used $s/2 = 7\mu\text{m}$ instead of $12.5\mu\text{m}$ to treat this 3D problem by an equivalent simulation. Fig. 7(a) shows the contour plot of electron concentration at high gate bias beyond quasi-saturation ($V_{GS} = 14\text{V}$). This figure shows severe carrier modulation occurs below the gate ($f>1$) as was reported before [4]. In addition, we see that the channel length of the JFET region is severely modulated as the drain voltage increases.

The linearity of on-resistance R_{on} versus drain-to-source voltage is very important because device size is determined from thermal dissipation consideration [7]. However, as shown in Fig. 2 and Fig. 4, experimental data shows severe non-linearity of I_{DS} versus $V_{DS} \geq 2\text{V}$. To see whether this non-linearity is caused either by mobility degradation at high gate bias or by channel length modulation of JFET region, simulations using constant mobility and velocity saturation were carried out. The results are compared in Fig. 7(b). This figure shows that about one half of the non-linearity is caused by channel length modulation and the other

contributed by velocity saturation. This non-linearity due to channel length modulation is caused by the increase of the depletion region depth, X_D , as the drain-to-source voltage increases. The channel length of JFET region can be written by

$$X_J + X_D \cong X_J + \sqrt{\frac{2\epsilon(V_{bi} + V_1)}{qN_D}} \quad (2)$$

The channel length of JFET in VDMOS transistors increases as a 1st order function of potential V_1 where V_1 is the effective voltage across JFET as shown in Fig. 1. But the mobility decreases as a 2nd order function of V_1 . Therefore, the initial derivation of I-V characteristics from linearity is caused by channel length modulation. This is exactly observed in Fig. 7(b). Our simulation results for a wider spacing device are illustrated in Fig. 8, which show qualitatively the same tendency as those of Fig. 7.

If we look at our experimental data shown in Fig. 2, we can see that the power dissipation at $I_{DS} = I^*/2$ is about 20% higher than that calculated assuming low field R_{on} . This 20% can easily be considered by increasing chip size by 20%, for example. Therefore, we recommend to decide the cell spacing such that the operating current be smaller than $I^*/2$ instead of I^* as reported previously [4]. One important thing to notice here is that although I^* can be increased by doping JFET region higher than the epi-region, the non-linearity due to channel length modulation cannot be improved. Moreover, this should be properly considered for the optimum doping profile of the epitaxial layer, because lower doping near the junction area to get higher breakdown voltage [8] can seriously increase the non-linearity of R_{on} due to channel length modulation.

5. Conclusions

We studied quasi-saturation phenomena in power VDMOS transistors extensively by experiments and also by two dimensional device simulation. We found that

the quasi-saturation current is proportional to the effective cell-to-cell spacing which is almost same as the distance between two p-body to n-substrate junction and beyond the critical point, carrier drift velocity in JFET region is saturated and carrier modulation occurs under the gate region. From the results, we recommend to design a power VDMOS such that the operating current should be smaller than one half of the critical current (I^*) rather than I^* reported previously. This is obtained from the detailed analysis of the severe non-linearity of the on-resistance due to mobility degradation as well as to the channel length modulation in the JFET region.

Acknowledgement

The authors gratefully acknowledge the effort of Mr. Jin-Hyung Kim of Hyun-Dai Electronics Co.Ltd., fabricating the experimental devices.

References

- [1] Y.Tarui, Y.Hayashi and T.Sekigawa, "Diffusionless Self-aligned MOST: A New Approach for High Speed Device," J. Japan Soc. of Appl. Phys., Vol. 39, pp. 105-110, 1970.
- [2] P.L.Hower, T.M.S.Heng and C.Huang, "Optimum Design of Power MOSFETs," IEDM Tech. Dig. pp. 87-90, 1983.
- [3] J.L.Sanchez et. al., "Quasi-saturation Effect in High voltage VDMOS Transistors," IEEE Proceedings, Vol. 132(1), pp. 42-46, 1985.
- [4] M.N.Darwish, "Study of the Quasi-saturation effect in VDMOS Transistors," IEEE Trans. Electron Devices, Vol. ED-33(11), pp. 1710-1716, 1986.

- [5] H.J.Sigg, G.D.Vendlin, T.P.Cauge and J.Kocsis, "D-MOS Transistors for Microwave Applications," IEEE Trans. Electron Devices, Vol. ED-19(1), pp. 45-53, 1972.
- [6] M.N.Darwish, "VDMOS Transistors with Improved On-resistance and Quasi-saturation Characteristics," IEDM. Tech. Dig., pp. 634-637, 1986.
- [7] See for example, "HEXFET Data Book," International Rectifier Co., 1983.
- [8] X.B.Chen and C.Hu, "Optimum Doping Profile of Power MOSFET Epitaxial Layer," IEEE Trans. on Elect. Dev., pp. 985-987, 1982.




Fig. 2. Measured I-V characteristics of the po VDMOS transistor with cell-to-cell spacing $14\mu\text{m}$. I^* represents the calculated crit current assuming $f=1$ (see Eq. (1)).




Fig. 1. The crossection of power VDMOS transistors. R_J represents the non-linear resistance of the JFET region formed between two p-body regions. V_1 is the effective voltage across the JFET region.




Fig. 3. Measured transfer characteristics for various devices with different cell-to-cell spacings, a $V_{DS} = 20\text{V}$. The points represent the measured values.




Fig. 4. Measured quasi-saturation current vs. drain-to-source voltage for various devices in log-log scale. The curves are almost parallel to each other. However, strong non-linearity is observed for $V_{DS} \geq 2V$. I^* represents the values of the critical current defined by Eq. (1) assuming $f=1$.




Fig. 5. Quasi-saturation current vs. cell-to-cell spacing for various drain-to-source voltages. The current for $V_{DS} = 20V$ is obtained by multiplying 10 to the value shown in the plot.






Fig. 6. The structure for two dimensional device simulation. The thickness of epitaxial layer $49\mu m$, the doping concentration is $3 \times 10^{14} cm^{-3}$ junction depths of p-body and n^+ are $4\mu m$ and $1\mu m$, respectively. $s/2=7\mu m$ instead of $12.5\mu m$ is used to effectively treat 3D rectangular structure by 2D.



(a)




(b)


Fig. 7. Simulated results for $a/2=5\mu\text{m}$ device at $V_{GS}=14\text{V}$.

(a) Contour plot for electron concentration at $V_{DS}=20\text{V}$. This shows the effective cell spacing, a_{eff} , is almost the same as the distance between two p-body to n-substrate metallurgical junctions.

(b) Quasi-saturation current vs. drain-to-source voltage. Curve A is obtained assuming velocity saturation, B is for constant mobility and C is for constant R_{on} obtained at low V_{DS} .



(a)



(b)

Fig. 8. Same as Fig. 7 with $a/2=10\mu\text{m}$.

Table I.

Summary of parameters for different devices studied in this paper. Note that at $I_{DS}=I^*$ (critical current), the actual power dissipation of each device is about twice larger than that calculated assuming constant low field R_{on} , due to the non-linearity of I-V characteristics.

a	R_{on} ($V_{DS}=0$)	I^* [from Eq.(1)]	V_{DS}^* ($I=I^*$)	$I^* \cdot R_{\text{on}}$	$\frac{V_{DS}^*}{I^* R_{\text{on}}}$
10 μm	610 Ω	14mA	16V	8.4V	1.9
12 μm	380 Ω	24mA	18V	9.1V	2.0
14 μm	290 Ω	35mA	20V	10V	2.0
17 μm	258 Ω	52mA	22V	12V	1.8
20 μm	187 Ω	70mA	25V	13V	1.9
25 μm	165 Ω	103mA	34V	17V	2.0