# Analytical Drain Thermal Noise Current Model Valid for Deep Submicron MOSFETs

Kwangseok Han, Student Member, IEEE, Hyungcheol Shin, Senior Member, IEEE, and Kwyro Lee, Senior Member, IEEE

Abstract—In this paper, a physics-based MOSFET drain thermal noise current model valid for deep submicron channel lengths was derived and verified with experiments. It is found that the well-known  $\mu Q_{\rm inv}/L^2$  formula, previously derived for long channels, remains valid for short channels. Carrier heating in the gradual channel region was taken into account implicitly with the form of diffusion noise source and then impedance field method taking velocity saturation effect was used to calculate the external drain thermal noise for devices with channel lengths down to 0.18  $\mu$ m. Excellent agreement between measured and modeled drain thermal noise was obtained for the entire  $V_{\rm GS}$  and  $V_{\rm DS}$  bias regions.

*Index Terms*—Carrier heating, channel length modulation, impedance field method, inversion channel charge, RF CMOS, thermal noise, velocity saturation.

#### I. INTRODUCTION

UE TO continuous reduction of channel length in CMOS technologies, CMOS has become a viable candidate for radio frequency (RF) applications. Accurate modeling of RF CMOS is very important to optimize circuit performance and yield as well as to decrease develop time. In spite of lots of progress in RF CMOS current-voltage (I-V) and charge-voltage (Q-V) modeling [1], [2], the thermal noise behavior in short-channel MOSFETs is not well understood yet and even controversial. Among many noise sources, the drain current noise has been found to be the dominant noise source and most of the analytical CMOS low noise amplifier is designed assuming this to be proportional to drain conductance at  $V_{\rm DS} = 0$  V employing excess factor,  $\gamma$  [3], [4]. It has often been reported that the thermal noise generated in short-channel MOSFETs is higher than predicted by the long-channel noise model. Jindal [5] and Abidi [6] reported the significant excess noise even in the linear regime as well as in the saturation regime. And there are many literatures to try to explain such increase of the thermal noise by introducing hot electron effect in velocity saturation region [5]-[8]. However, recently reported thermal noise value of 0.18  $\mu$ m MOSFET does not show

K. Han and K. Lee are with the Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, 305-701 Korea (e-mail: kwhan@kaist.ac.kr).

H. Shin is with the School of Electrical Engineering, Seoul National University, Seoul 151-742 Korea.

Digital Object Identifier 10.1109/TED.2003.821708

so large excess factor. Excess factor for 0.18  $\mu$ m n-channel MOSFET does not exceed more than two at strong inversion [3], [9], [10]. Recently, many experimental and simulation works have addressed that the noise generated due to hot electrons in velocity saturation region is negligible [9]–[11].

We suspect that part of this controversy has originated from the measurement accuracy. So the noise measurement accuracy has to be confirmed at first. And many previous results have addressed the thermal noise only at saturation regime. However, since the change of thermal noise with drain bias is basically most prominent in the linear regime, modeling the noise in the linear regime is very important to obtain a basic insight of noise behavior. Especially, noise comparison between theory and experiment at  $V_{\rm DS} = 0$  V is very important for checking measurement accuracy as well as noise calibration. As far as we know, drain noise measurement covering entire  $V_{\rm DS}$  regions has been seldom reported for short-channel MOSFETs except the one in [12]. And the velocity saturation effect should be considered for short-channel MOSFETs. However, since the accurate impedance field in short-channel devices was not used in the previous models, they did not correctly take into account the velocity saturation effect.

In this paper, the drain thermal noise model for short-channel MOSFETs, including velocity saturation effect and carrier heating effect, is derived and verified with extensively measured noise from linear to saturation regime. The accuracy of measured noise data was checked carefully. In Section II, physics underlying the thermal noise is presented in detail and an analytical model is derived. In Section III, extraction procedures of parameters for modeling the noise are described. Finally, the model verifications are discussed in Section IV.

#### II. DERIVATION OF DRAIN THERMAL NOISE CURRENT MODEL

A noise modeling approach was proposed by Van der Ziel [13], which was based on Shockley's theory [14]. Using concept of linear transmission line, Klaassen [15] refined this approach and offered a basic insight of noise behavior in the long-channel MOSFETs. Such an approach is based on thermal noise formulation of infinitesimal linear ohmic resistor distributed along the channel. However, since the mobility of carriers in short-channel MOSFETs is degraded due to the lateral electric field, the infinitesimal channel segment cannot be regarded as a linear resistor any more. Therefore, we should recalculate the thermal noise for short-channel MOSFETs. To calculate the drain thermal noise in short-channel MOSFETs, the impedance field method [16] was adopted taking the mobility degradation along the channel into account.

Manuscript received May 5, 2003; revised October 29, 2003. This work was supported in part by the National Program for Tera-level Nano Devices, Ministry of Science and Technology, and by MICROS Center, Korea Science and Engineering Foundation. The review of this paper was arranged by Editor M. J. Deen.



Fig. 1. Norton represented current noise source is divided into two current noise sources, which have same amplitude but are oppositely directed. Impedance field can be calculated by using small signal conductance,  $G_1$  and  $G_2$ .

#### A. Calculation of Drain Thermal Noise Current

The channel of a MOSFET is divided into two regions. One is the so called gradual channel region (region I) with length of  $L_{\rm elec} = L_{\rm eff} - \Delta L$  and the other is velocity saturation region (region II) with length of  $\Delta L$ . Since it was argued and shown recently that the contribution of the carriers in the velocity saturation region to the drain thermal noise current is negligible [3], we only considered the contribution of the carriers in the gradual channel region to formulate the drain thermal noise. The infinitesimal thermal noise current source,  $\delta i_n$ , is distributed along the gradual channel region. In the impedance field method, the noisy segment located from x to  $x + \Delta x$  is modeled as a noiseless segment with a Norton current generator representing the local current fluctuation and the current noise source is divided into two current noise sources, which have the same amplitude but opposite direction at x and  $x + \Delta x$  as shown in Fig. 1.  $\Delta I$  is the short-circuited drain noise current contributed by two local noise sources at x and  $x + \Delta x$ . The local noise source is given by the diffusion noise [17]

$$\langle \delta i_n^2 \rangle = 4q^2 \Delta f D_n n_{\rm inv} \frac{W}{\Delta x} \tag{1}$$

where q is the electronic charge,  $\Delta f$  is the measurement bandwidth,  $D_n$  is the diffusion coefficient,  $n_{\rm inv}$  is the areal carrier number density, W is the device width, and the direction of x is along the channel. To calculate the impedance field, we write the drain drift current with mobility degradation effect as

$$I_d = g_o(V) \frac{\left(\frac{dV}{dx}\right)}{1 + \frac{\left(\frac{dV}{dx}\right)}{E_C}}$$
(2)

where  $g_o(V) = \mu_{\text{eff}}W(qn_{\text{inv}}) = \mu_{\text{eff}}WC_{\text{ox}}(V_{\text{GT}} - \alpha V)$ ,  $\mu_{\text{eff}}$ is the gate effective mobility,  $C_{\text{ox}}$  is the gate oxide capacitance per unit area,  $V_{\text{GT}}$  is the gate overdrive voltage  $(V_{\text{GS}} - V_{TH})$ , V is the source-referenced channel potential at  $x, \alpha$  is the coefficient accounting for the bulk charge effect, and  $E_C$  is the critical field at which the carrier velocity becomes saturated. Integrating (2), we find drain currents of two MOSFETs shown in Fig. 1 with length x and  $L_{\text{elec}} - x$  by

$$I_{1} = \frac{\int_{0}^{V} g_{o}(V) dV}{x + \frac{V}{E_{C}}} \text{ and}$$

$$I_{2} = -\frac{\int_{V}^{V_{\text{DS}}} g_{o}(V) dV}{L_{\text{elec}} - x + \frac{(V_{\text{DS}} - V)}{E_{C}}}$$
(3)

respectively, where the direction for each current is indicated in Fig. 1. Note that  $I_1 = -I_2$  from the current continuity. From (3), the left side and right side small signal conductance  $(\partial I/\partial V)$ , which is denoted as  $G_1$  and  $G_2$ , respectively, is obtained as follows:

$$G_1 \cdot \left(x + \frac{V}{E_C}\right) + \frac{I_1}{E_C} = g_o(V) \quad (4a)$$

$$G_2 \cdot \left(L_{\text{elec}} - x + \frac{(V_{DS} - V)}{E_C}\right) - \frac{I_2}{E_C} = g_o(V).$$
 (4b)

Subtracting (4b) from (4a), we obtain

$$\frac{G_2}{(G_1+G_2)} = \frac{\left(x + \frac{V}{E_C}\right)}{\left(L_{\text{elec}} + \frac{V_{\text{DS}}}{E_C}\right)}.$$
(5)

Then, the drain noise current due to two local noise sources at x and  $x + \Delta x$  is given by

$$\Delta I = \delta i_n \left( \frac{G_2}{G_1 + G_2} \bigg|_{x + \Delta x} - \frac{G_2}{G_1 + G_2} \bigg|_x \right)$$
$$= \delta i_n \left( \frac{\Delta x + \frac{\Delta V}{E_C}}{L_{\text{elec}} + \frac{V_{\text{DS}}}{E_C}} \right). \tag{6}$$

Using  $I_d(\Delta x + \Delta V/E_C) = g_o(V)\Delta V$ , (6) can be expressed as

$$\Delta I = \delta i_n \frac{g_o(V)\Delta V}{I_d(L_{\text{elec}} + \frac{V_{\text{DS}}}{E_C})}.$$
(7)

This gives the contribution of the noisy element located at between x and  $x + \Delta x$  to the drain terminal current noise. Assuming that the contributions of all similar elements in the channel are uncorrelated, the spectral density of the total drain current noise results in

$$\langle i_{dn}^2 \rangle = \sum \langle \Delta I \rangle^2$$
  
=  $\sum 4q^2 \Delta f D_n n_{inv} \frac{W}{\Delta x} \cdot \frac{g_o^2(V) \Delta V^2}{I_d^2 (L_{\text{elec}} + \frac{V_{\text{DS}}}{E_C})^2}.$  (8)

By substituting  $\Delta x = (g_o(V)/I_d - 1/E_c)\Delta V$ , (8) leads to

$$\langle i_{dn}^2 \rangle = \sum 4q^2 \Delta f D_n n_{inv} W \cdot \left(\frac{g_o(V)}{I_d} - \frac{1}{E_C}\right)^{-1} \cdot \frac{g_o^2(V) \Delta V}{I_d^2 (L_{\text{elec}} + \frac{V_{\text{DS}}}{E_C})^2}.$$
 (9)

In order to obtain the numerical solution of the drain terminal noise given by (9), the electric field dependences of the diffusivity must be given. The diffusivity in the gradual channel region is nearly constant, independent of the electric field because the decrease of the mobility with electric field is compensated by the increase of electron temperature. Therefore, we assume that the diffusion coefficient is constant over the channel [18], [19]

$$D_n = D_o = \left(\frac{kT_o}{q}\right)\mu_{\text{eff}} \tag{10}$$

where  $D_o$  is the diffusion constant at low field, k is the Boltzmanns constant, and  $T_o$  is the ambient temperature. From (2), we can obtain a useful relation

$$\frac{g_o}{g_o - \frac{I_d}{E_C}} = 1 + \frac{E}{E_C}.$$
 (11)

Substituting (10) into (9) and using (11) leads to

$$\langle i_{dn}^2 \rangle = \frac{4kT_o\Delta f}{I_d L_{\text{elec}}^2 \left(1 + \frac{V_{\text{DS}}}{L_{\text{elec}}E_C}\right)^2} \int_0^{V_{\text{DS}}} g_o^2(V) \left(1 + \frac{E}{E_C}\right) dV.$$
(12)

Note that in the case of  $E_C \to \infty$  (or long-channel limit) (12) reduces to (13), which coincides with that derived earlier [17], as it should do

$$\langle i_{dn,long}^2 \rangle = \frac{4kT_o\Delta f}{I_d L_{\text{elec}}^2} \int_0^{V_{\text{DS}}} g_o^2(V) dV.$$
(13)

If we ignore the heating effect of electrons in the gradual channel region, namely we assume the thermal equilibrium prevails in gradual channel region  $(D_n = kT_o/q \cdot \mu_{\text{eff}} \cdot 1/(1 + E/E_C))$ , the drain thermal noise would be given as follows:

$$\langle i_{dn,equ}^2 \rangle = \frac{4kT_o\Delta f}{I_d L_{\text{elec}}^2 \left(1 + \frac{V_{\text{DS}}}{L_{\text{elec}}E_C}\right)^2} \int_0^{V_{\text{DS}}} g_o^2(V) dV. \quad (14)$$

The comparison between (12) and (14) to the measured data will be shown in the Section IV.

#### B. Expressing Drain Noise Current With Inversion Charge

Equation (12) is a very complicated expression. Therefore, let us approximate (12) to obtain compact analytical equation. If we approximate  $(1 + E/E_C) \approx (1 + V_{\rm DS}/L_{\rm elec}E_C)$  in (12), it becomes

$$\langle i_{dn}^2 \rangle \approx 4kT_o \Delta f G_{do} \frac{1-u+\frac{u^2}{3}}{1-\frac{u}{2}}.$$
 (15)

Here,  $G_{\rm do} = (\mu_{\rm eff} W C_{ox} V_{\rm GT} / L_{\rm eff})$  is the intrinsic drain conductance at  $V_{\rm DS} = 0$  V, and  $u = \alpha V_{\rm DS} / V_{\rm GT}$ . On the other hand, we can express the total inversion charge  $(Q_{\rm inv})$  as a function of applied biases:

$$Q_{\rm inv} = \frac{1}{\mu_{\rm eff}} \int_0^{L_{\rm elec}} g_o(x) dx$$
$$\approx \left(\frac{L_{\rm elec}^2}{\mu_{\rm eff}}\right) G_{\rm do} \left(\frac{1-u+\frac{u^2}{3}}{1-\frac{u}{2}}\right). \tag{16}$$

From (15) and (16), we finally obtain the following simple and closed drain thermal noise form expressed by total inversion charge,  $Q_{inv}$ :

$$\langle i_{dn}^2 \rangle \cong 4kT_o\Delta f \frac{\mu_{\text{eff}}}{L_{\text{elec}}^2} Q_{\text{inv}}.$$
 (17)

Note that  $L_{elec} = L_{eff} - \Delta L$  is the length of the gradual channel region, not the length of total channel region and  $\mu_{eff}$  is only gate bias dependent effective mobility, not the mobility including the degradation due to lateral field. The maximum difference between (12) and (17) occurs in between and is numerically calculated to be less than 5% for all channel lengths, gate biases, and drain biases. Thus we can conclude that (17) is simple and accurate enough to be useful for all practical engineering purpose. The same equation was derived for long-channel MOSFETs, although it did not take into account the velocity saturation effect and assumed thermal equilibrium in the gradual channel region [20]. In long channel, the impedance field of local current noise source in gradual channel region is constant along the channel, i.e.,  $\Delta I = \delta i_n (\Delta x/L_{\rm elec})$ , which naturally makes the drain thermal noise proportional to the total inversion charge. Compared to the impedance field of long channel, however, the impedance field of short channel is dependent on the position and decreases at source side and increases at drain side. When it is collaborated with carrier heating effect expressed by (10), the decrease of noise contribution of source side is approximately balanced with the increase of contribution of drain side, which makes the drain thermal noise in short channel proportional to the total inversion charge. We have shown rigorously the well-known formula,  $\mu_{\rm eff}Q_{\rm inv}/L_{\rm elec}^2$ , which was valid for the long channel, can be extended into the short channel. More detailed steps to obtain (15) and (16) are in Appendix I.

#### **III. CHARACTERIZATION OF MOSFET DEVICE PARAMETERS**

To verify the drain thermal noise model shown in (17) for short-channel MOSFETs, effective channel length ( $L_{\rm eff}$ ), effective mobility ( $\mu_{\rm eff}$ ), and total inversion charge ( $Q_{\rm inv}$ ) should be obtained accurately. In this section, extraction procedures to obtain the above electrical parameters will be described. N-channel devices with gate length of 0.5, 0.35, 0.25, and 0.18  $\mu$ m, were chosen for comparison. Each finger width and the number of fingers were fixed to 5  $\mu$ m and 16, respectively.  $V_{TH}$ 's of all the DUT were almost the same about 0.42 V.

So far we have derived the drain thermal noise model in terms of intrinsic applied biases. In fact, both the parasitic series resistances,  $R_{dc}$  and  $R_{sc}$ , play an important role in determining the intrinsic biases.  $R_{dc}$  and  $R_{sc}$  include the drain/source resistances in MOSFET, interconnection resistances in GSG pad layout, and cabling resistances from DC source to test fixture. These resistances may be accounted for by using the following expressions relating the intrinsic gate-source and drain-source voltages,  $V_{\rm GS}$  and  $V_{\rm DS}$ , to the extrinsic gate-source and drain-source voltages,  $V_{\rm gs}$  and  $V_{\rm ds}$ 

$$V_{\rm GS} = V_{\rm gs} - I_d R_{sc}$$
$$V_{\rm DS} = V_{\rm ds} - I_d (R_{dc} + R_{sc}). \tag{18}$$

For convenience, we measured the thermal noise as a function of  $V_{\rm ds}$  at constant  $V_{\rm gs}$  and transformed the extrinsic biases into intrinsic biases using (18).

# A. Determination of Effective Channel Length and Source/Drain Resistance

The accurate determination of the effective channel length  $(L_{\rm eff})$  is very important for the analysis of the device modeling. The reduction of channel length ( $\delta L = L_{\rm mask} - L_{\rm eff}$ ), where  $L_{\rm mask}$  is the drawn gate length, and series source/drain resistance ( $R_{\rm sd}$ ) are extracted from the measured ac channel resistance ( $R_{\rm do}$ ) at  $V_{\rm DS} = 0$  V versus  $L_{\rm mask}$  [21]. All the lines were crossed at one point, where  $\delta L = 36.5$  nm and  $R_{\rm sd} = 2.495 \ \Omega$  were obtained [10]. Recently, a new method to extract effective channel length by using the scalability of  $C_{\rm gb}$  in accumulation region has been proposed [22]. We obtained  $\delta L = 30$  nm using the method, which is close to that obtained from above method.



Fig. 2. Measured gate-channel capacitance,  $C_{\rm gd}$ , at  $V_{\rm DS}=0$  V for various channel lengths as a function of gate bias.

#### B. Extraction of Mobility and Inversion Charge

Conventionally, the effective mobility  $(\mu_{eff})$  is extracted from long-channel devices, where source and drain resistance are negligible. However, in the pocket-implanted devices, the mobility of short-channel devices can differ from that of long-channel devices, because average substrate doping concentrations are different. Recently a new method to extract the mobility of short channel was proposed [23]. Fig. 2 shows the measured gate-channel capacitance  $(C_{\rm gd})$  at  $V_{\rm DS} = 0$  V with various  $V_{\rm GS}$ . The capacitance was extracted from the measured S-parameters. There are two distinct regions in  $C_{\rm gd}$ characteristics with respect to  $V_{GS}$ . The capacitance-voltage (C-V) characteristics in the one region is independent of device channel length and the characteristics in the other is strongly dependent on channel length. The former is considered to be contributed from the parasitic component and the latter from the intrinsic component. The total charge,  $Q_{tot}$ , was obtained by integrating the measured  $C_{\rm gd}$  with respect to  $V_{\rm GS}$ 

$$|Q_{\text{tot}}(V_{\text{GS}}, V_{\text{DS}} = 0V)| = \int_0^{V_{\text{GS}}} 2C_{dg} dV_{\text{GS}}^*$$
$$= \int_0^{V_{\text{GS}}} 2C_{\text{gd}} dV_{\text{GS}}^*$$
$$= CL_{\text{mask}} + D \qquad (1)$$

9)

where  $C = Wq_{inv}$  and D includes charge associated with parasitic capacitance. We used the reciprocal and symmetrical characteristics of  $C_{sg}$  and  $C_{dg}$  at  $V_{DS} = 0$  V in (19). The C and Dwere determined by linear regression of  $Q_{tot}$  with  $L_{mask}$ . The effective mobility was then calculated by using  $\mu_{eff} = 1/(AC)$ [23], where A is the slope of the total resistance versus  $L_{mask}$ .  $Q_{inv}$  was obtained by using  $Q_{inv} = CL_{eff}$ . Using  $Q_{inv}$ ,  $\mu_{eff}$ , and  $L_{eff}$ , the intrinsic conductance of the MOSFET  $(G_{do,int})$ at  $V_{DS} = 0$  V was calculated to be  $(\mu_{eff}Q_{inv})/L_{eff}^2$ . Measured  $G_{do,int}$  was excellently modeled with extracted mobility, inversion charge, and effective channel length, as shown in Fig. 3, which shows the validity of extraction procedures. Accurate  $G_{do,int}$ -modeling is very important with respect to noise modeling, since it determines the thermal noise value at  $V_{DS} = 0$  V by the Nyquist theorem.



Fig. 3. Measured (symbol) intrinsic conductance  $G_{\rm do,int}$  was excellently modeled (line) for various channel lengths using the obtained  $L_{\rm eff}$ ,  $\mu_{\rm eff}$ , and  $Q_{\rm inv}$ , which shows the accurate parameter extraction.



Fig. 4. Measured gate-channel capacitance,  $C_{\rm gd}$ , at  $V_{\rm gs} = 1.0$  V for various channel lengths as a function of drain bias.

With determined  $Q_{\rm inv}(V_{\rm GS} = V_{\rm gs}, V_{\rm DS} = V_{\rm ds} = 0)$ , we increased  $V_{\rm ds}$  with a fixed  $V_{\rm gs}$ . Note that both the intrinsic voltage  $V_{\rm GS}$  and  $V_{\rm DS}$  change when only  $V_{\rm ds}$  changes with a constant  $V_{\rm gs}$ . Therefore, the corresponding increments of intrinsic voltages are given by, respectively

$$\Delta V_{\rm GS} = -R_{sc}\Delta I_d,$$
  
$$\Delta V_{\rm DS} = \Delta V_{\rm ds} - (R_{dc} + R_{sc})\Delta I_d$$
(20)

where  $\Delta V_{\rm gs} = 0$  because  $V_{\rm gs}$  is kept to be constant. Therefore, the inversion charge can be obtained as follows:

$$|Q_{\rm inv}(V_{\rm GS}, V_{\rm DS})| = |Q_{\rm inv}(V_{\rm GS}, 0)| - \int_0^{V_{\rm ds}} (C_{gd,int} + C_{bd,int}) dV_{\rm ds}^* + \int_0^{V_{\rm ds}} ((C_{gd,int} + C_{bd,int}) \times \left(\frac{R_{dc}}{R_{sc}} + 1\right) -(C_{dg,int} + C_{sg,int})) \times R_{sc} \frac{\partial I_d}{\partial V_{\rm ds}^*} dV_{\rm ds}^* \approx |Q_{\rm inv}(V_{\rm GS}, 0)| - \int_0^{V_{\rm ds}} \alpha C_{gd,int} dV_{\rm ds}^*$$
(21)



Fig. 5. Equivalent circuit for calculation of intrinsic drain thermal noise,  $\langle i_{dn}^2 \rangle$ , from measured output noise,  $\langle i_2^2 \rangle$ . Noise deembedding means the sequential process to find the wanted noise value from measured noise data. Firstly, the noise information of extrinsic part was determined from that of test fixture by eliminating the effects of probing pad. And intrinsic noises were further obtained from that of the extrinsic by eliminating the effects of parasitic in the extrinsic.

where  $\alpha = 1 + C_{bd,int}/C_{gd,int} \approx 1 + g_{mb}/g_m$  [20]. The value of  $\alpha$  was extracted from the ratio of  $g_{mb}$  to  $g_m$ . The third term in (21) was neglected because the net capacitance is small and the weighting factor,  $R_{sc}(\partial I_d \partial V_{ds})$ , is much less than 1. From (21), total inversion charge is obtained by integrating the intrinsic capacitances with extrinsic drain bias when  $V_{ds}$  changes with a constant  $V_{gs}$ . Fig. 4 shows the measured  $C_{gd}$  as a function of  $V_{\rm ds}$  with various channel lengths. The parasitic capacitance,  $C_p$ , was assumed to be reciprocal, namely to be function of  $V_{\rm G} - V_D$ . Since the work function difference between n + poly gate and n-LDD region is small, the flat band voltage is about 0 V. Therefore,  $C_p$  was assumed to be constant for  $V_{\rm GD} > 0$  V because LDD region is accumulated, and  $C_p$  was assumed to be bias dependent for  $V_{\rm GD} < 0$  V because LDD region is depleted. The bias dependent  $C_p$  was extracted from negatively gate biased region in Fig. 2. After subtracting  $C_p$  from measured  $C_{gd}$ , we obtained total inversion charge by using (21), which was very accurately modeled as a function of bias.

#### IV. NOISE MEASUREMENT AND MODEL VERIFICATION

## A. Noise Measurement Accuracy and Deembedding for Extraction of Channel Noise

Noise parameters and scattering parameters were measured by ATN noise and Agilent S-parameter measurement setup in the frequency range from 3 to 6 GHz. Noise correlation matrix [24] of admittance representation was constructed from the measured noise parameters ( $NF_{\min}$ ,  $R_n$ , and  $\Gamma_{opt}$ ) and the network parameters (S-parameter) to calculate  $\langle i_1^2 \rangle$  and  $\langle i_2^2 \rangle$  as indicated in Fig. 5. Additional OPEN and SHORT test structures were measured and the noise correlation matrix was constructed to deembed the parasitic components related to probing pad and interconnection lead, which interconnects with DUT in parallel and in series, respectively. To check the noise measurement accuracy, we first measured extrinsic drain noise current for various  $V_{\rm GS}$  >  $V_{TH}$  at  $V_{\rm DS}$  = 0 V, which should be equal to  $4kT_o\Delta f \cdot real(Y_{22})$  from thermodynamic theory, where  $Y_{22}$ was independently measured using S-parameter setup. The bias point of  $V_{\rm DS} = 0$  V was selected to check the measurement accuracy because the theoretical value of the noise is known by Nyquist theorem. In Fig. 6, the symbol and the line represent the measured  $\langle i_{d,ext}^2 \rangle / 4kT_o \Delta f$  and measured  $real(Y_{22})$ , respectively. It was confirmed that  $\langle i_{d,ext}^2 \rangle / 4kT_o \Delta f$  and  $real(Y_{22})$  are nearly equal to each other over whole frequencies and various



Fig. 6.  $\langle i_{\rm d,ext}^2 \rangle / 4kT_o \Delta f$  and  $real(Y_{22})$ , versus frequency with larger  $V_{\rm GS}$  than  $V_{TH}$  at  $V_{\rm DS} = 0$  V. The ratio of  $\langle i_{\rm d,ext}^2 \rangle / 4kT_o \Delta f$  to  $real(Y_{22})$  is nearly equal to 1, which verifies the Nyquist theorem and shows the measurement accuracy.

gate bias ranges, which not only verifies the Nyquist theorem but also demonstrates the accuracy of our noise measurements.

To extract intrinsic drain thermal noise  $(\langle i_{dn}^2 \rangle)$  accurately, the noise deembedding was carried out further from extrinsic to intrinsic device. The source/drain resistance extracted in Section III was used. The gate electrode resistance  $(R_q)$ , substrate resistance  $(R_{sub})$ , and drain junction capacitance  $(C_{jd})$  were extracted from measured Y-parameters at  $V_{\text{GS}} = 0$  V [25]. The source junction capacitance  $(C_{js})$  was set to the value of  $C_{jd}$ when  $V_{\rm DS} = 0$  V because the source and drain are symmetrical at  $V_{\rm DS} = 0$  V. Note that the substrate network  $(Y_{sub})$  which consists of source/drain junction capacitance and a substrate resistance, is in parallel and the parasitic resistances which consist of source/drain and gate resistance are in series with the intrinsic device as shown in Fig. 5. The corresponding noise correlation matrices were constructed in admittance and impedance form, respectively. The sequential noise matrix operation, which subtracts the effect of silicon substrate at first in admittance form and then the effect of the parasitic resistances in impedance form, was carried out to obtain the intrinsic drain thermal noise. Finally we obtained the admittance represented noise correlation matrix for intrinsic device, where the intrinsic drain noise was determined. Note that the effect of induced gate noise is automatically eliminated in the extraction of intrinsic drain noise.



Fig. 7. Extracted (symbol) and modeled (lines) drain thermal noise versus  $V_{\rm DS}$  at the various gate voltages (a)  $V_{\rm gs} = 1.8$  V. (b)  $V_{\rm gs} = 1.4$  V. (c)  $V_{\rm gs} = 1.0$  V. (d)  $V_{\rm gs} = 0.6$  V. The solid and dashed line represent the modeled drain thermal noise by using (12) and (14), respectively. The figure shows that the carrier heating effect should be taken into account, which becomes prominent as the channel length scales down. Excellent agreement in the linear regime indicates that the noise behaviors for short-channel MOSFET are explained very well with the model. The CLM effect becomes prominent with (d) small  $L_{\rm eff}$ , low  $V_{\rm GS}$ , and large  $V_{\rm DS}$ .

We found the extracted drain thermal noise is always white for various channel lengths and biases, indicating that 1/f noise is negligible in the measured frequency range of 3 GHz–6 GHz.

## B. Thermal Noise Modeling With Total Inversion Charge

Fig. 7 compares the measured  $\langle i_{dn}^2 \rangle$  with (12) and (14) from the linear regime to the saturation regime with various gate voltages. The symbol, the solid, and the dashed line represent the extracted intrinsic drain thermal noise, the modeled value using (12), and the modeled value using (14), respectively. The model given by (12) is plotted using (17) and measured inversion charge in Section III. And the model given by (14) is plotted using (A.2) as a function of intrinsic biases. Since the channel conductance decreases with increasing drain voltage, the drain thermal noise decreases steadily until  $V_{\rm DS} = V_{DSsat}$ , where  $V_{DSsat}$  is the drain saturation voltage. The model given by (17) excellently explains the drain bias dependency and channel length dependency of thermal noise for all gate biases and channel lengths. Note the excellent agreement between the measured and the modeled values at  $V_{\rm DS} = 0$  V, which shows the accuracy of noise measurement and the validity of extracted parameters. The model, which assumes thermal equilibrium condition in the gradual channel region, predicts maximally about 30% less noise than measured thermal noise for the device with  $L_{\text{mask}} = 0.18 \ \mu\text{m}$  as shown in Fig. 7, which indicates that thermal heating effect should be taken into account. The heating effect becomes more prominent with the smaller gate length and the higher gate bias because the electric field in gradual channel region becomes larger. But, abnormal large excess noise was not observed in the linear regime in contrary to the previous results [6], [7], which addressed that the large excess noise was observed in the linear regime. Excellent agreements with (17) in the linear regime indicate that the heating effect expressed by (10) is very accurate and the model properly takes into account the noise behavior for short-channel MOSFETs. Note that the velocity saturation effect makes  $V_{DSsat}$  smaller as the channel length scales down as shown in Fig. 7(a). Saturation velocity  $\nu_{sat}$  of  $1.15 \times 10^7$  cm/s was used to model I-V characteristics, which is reasonable value [26]. For the drain voltage larger than  $V_{DSsat}$ , the moderate increase of drain thermal noise was observed. And the increase becomes large as the channel length is scaled down and  $V_{GS}$ approaches to  $V_{TH}$  as shown in Fig. 7(d). We believe that such moderate increase of thermal noise is related to the channel length modulation effect, which was first pointed out in [12] and rigorously argued by Deen *et al.* in [27]. The  $\Delta L$  can



Fig. 8. Extracted (symbol) and modeled (dash line) value  $\gamma$  versus  $V_{\rm DS}$  at the constant gate voltage of 1.8 V (a) and 0.6 V (b), respectively. In the linear regime,  $\gamma$  was nearly independent of channel lengths. At high gate bias,  $V_{DS,sat}$  becomes small due to velocity saturation effect, which causes the increase of the drain thermal noise. In saturation regime,  $\gamma$  increased moderately at low gate voltage with drain bias, which is attributed to channel length modulation effect.

be calculated with pseudo two-dimensional analysis [26] as follows:

$$\Delta L = \lambda \ln \left[ \frac{V_{\rm DS} - V_{DSsat}}{V_{\lambda}} + \sqrt{\left(\frac{V_{\rm DS} - V_{DSsat}}{V_{\lambda}}\right)^2 + 1} \right]$$
(22)

where  $V_{\lambda} = \lambda E_C$  and  $\lambda$  is characteristic length which is a fitting parameter. We have modeled *I*-V characteristics excellently with help of (22) in the saturation regime. Equation (22) suggests that  $\Delta L$  is independent of channel length and only a function of applied biases. Therefore, we extracted  $\Delta L$ with independent *IV* measurement for the device with channel length of 0.5  $\mu$ m. The DIBL characteristics of the device was so small that the device was selected to obtain  $\Delta L$ . The extracted  $\Delta L$  from *IV* for device with  $L_{\text{mask}} = 0.5 \,\mu$ m was used to model the thermal noise for all channel lengths. When the channel length modulation effect was considered, excellent agreements between the measured and the modeled thermal noise were achieved at saturation regime as shown in Fig. 7.

The drain thermal noise,  $\langle i_{dn}^2 \rangle$ , is often expressed as [17]

$$\langle i_{dn}^2 \rangle = 4kT_o\Delta f \cdot \gamma \cdot G_{do}.$$
 (23)

For long-channel MOSFETs,  $\gamma$  satisfies the inequality  $2/3 \leq$  $\gamma \leq 1$ . The value of 2/3 holds when the MOSFET is in the saturation regime and the value of one holds when the drain bias is zero. Fig. 8 shows the measured and modeled  $\gamma$  as a function of  $V_{\rm DS}$  with different gate voltages at  $V_{\rm gs} = 1.8$  V (a) and  $V_{\rm gs} = 0.6$  V (b). Note that  $G_{\rm do}$  changes as  $V_{\rm gs}$  is constant and  $V_{ds}$  increases because the intrinsic  $V_{GS}$  changes. Therefore, the corresponding  $G_{do}$  to  $V_{GS}$  was used to calculate  $\gamma$ . In the linear regime,  $\gamma$  values were almost the same for different channel lengths because the change of inversion charge with drain bias has the same bias dependency independent of the channel lengths as shown in (16). Due to velocity saturation effect,  $V_{\text{DSsat}}$  was smaller as channel length scales down at high gate voltages, which results in the slight increase of thermal noise compared to that of long channel as shown in Fig. 8(a). And  $\gamma$  values were dependent on the channel length in the saturation regime.  $\gamma$  values increased steadily with the drain bias in saturation regime, which is attributed to the channel length modulation effect. Such increase of  $\gamma$  with the drain bias became more critical for devices with smaller channel lengths [(Fig. 8(b)], because the channel length modulation has larger effects for the short-channel devices.

#### V. CONCLUSION

In this paper, the physics-based drain thermal noise current model of MOSFET, which takes into account velocity saturation effect and carrier heating effect, was derived and verified by accurately measured drain thermal noise and total inversion charge for short-channel MOSFETs. The accuracies of noise measurement were confirmed by measuring the noise at  $V_{\rm DS} = 0$  V. For the noise modeling, we obtained the total inversion charge by measuring and integrating capacitances extracted from S-parameters. The modeling results of the thermal noise have shown that the carrier heating effect in gradual channel region becomes important at high gate biases and the channel length modulation effect is important at low gate biases. The dependencies of the thermal noise on channel length, drain biases, and gate biases were explained excellently with the model.

#### APPENDIX

In this appendix, we evaluate (12) and (14) as a function of applied biases in detail. For convenience, the useful notations used in the Section II are explained again, here.  $V_L (= L_{elec}E_C)$  is a limit of saturation voltage due to the velocity saturation,  $z(= V_{DS}/V_L)$  is a normalized drain voltage, and  $u(= \alpha V_{DS}/V_{GT})$  is a ratio of drain bias to saturation voltage due to pinch-off. From (12), the drain thermal noise can be separated into two terms

$$\langle i_{dn}^2 \rangle = \langle i_{dn,equ}^2 \rangle + \langle i_{dn,heat}^2 \rangle$$

$$= \frac{4kT_o\Delta f}{I_d L_{\text{elec}}^2 \left(1 + \frac{V_{\text{DS}}}{V_L}\right)^2} \int_{regionI} g_o^2(V) dV$$

$$+ \frac{4kT_o\Delta f}{I_d L_{\text{elec}}^2 \left(1 + \frac{V_{\text{DS}}}{V_L}\right)^2} \int_{regionI} g_o^2(V) \left(\frac{E}{E_C}\right) dV.$$
(A.1)

The first term,  $\langle i_{dn,equ}^2 \rangle$ , corresponds to the thermal noise when the channel is under thermal equilibrium condition, which was given by (14). And the second,  $\langle i_{dn,heat}^2 \rangle$ , corresponds to the noise added by the heating effect expressed with (10). It is straightforward to evaluate  $\langle i_{dn,equ}^2 \rangle$  as a function of applied biases

$$\langle i_{dn,equ}^2 \rangle = 4kT_o\Delta f \cdot G_{do} \cdot \frac{1-u+\frac{u^2}{3}}{1-\frac{u}{2}} \cdot \frac{1}{1+z}.$$
 (A.2)

 $\langle i_{dn,heat}^2 \rangle$  is evaluated as a function of applied biases

$$\langle i_{dn,heat}^2 \rangle = \frac{4kT_o\Delta f}{I_d L_{elec}^2 \left(1 + \frac{V_{DS}}{V_L}\right)^2} \\ \times \int_{regionI} g_o^2 \left(V\right) \left(\frac{E}{E_C}\right) dV \\ = \frac{4kT_o\Delta f \cdot I_d}{L_{elec}^2 \left(1 + \frac{V_{DS}}{V_L}\right)^2 E_C} \\ \times \int_{regionI} \left(1 + 2\frac{E}{E_C} + \left(\frac{E}{E_C}\right)^2\right) dx \\ \approx 4kT_o\Delta f \cdot G_{do} \frac{z}{(1+z)} \left(1 - \frac{u}{2}\right).$$
(A.3)

It is also straightforward to evaluate the first and second integral of (A.3). However, the third integral of (A.3) could be evaluated with applied biases analytically with the information of electric field E as a function of x. And the analytical equation was expanded with the talyor series about z. Note that the last equation of (A.3) can be obtained directly if we use the approximation,  $E = V_{\rm DS}/L_{\rm elec}$ , which shows that the approximation is very accurate.

Adding (A.2) and (A.3) leads to

$$\langle i_{dn}^2 \rangle \approx 4kT_o\Delta f \cdot G_{do} \cdot \left(\frac{1-u+\frac{u^2}{3}}{1-\frac{u}{2}} - \frac{z}{(1+z)(1-\frac{u}{2})} \left(\frac{u^2}{12}\right)\right) \approx 4kT_o\Delta f \cdot G_{do} \cdot \left(\frac{1-u+\frac{u^2}{3}}{1-\frac{u}{2}}\right).$$
 (A.4)

The total inversion charge can be simply evaluated as a function of applied bias

$$Q_{\rm inv} = \left(\frac{L_{\rm elec}^2}{\mu_{\rm eff}}\right) G_{\rm do} \left(\frac{1-u+\frac{u^2}{3}}{1-\frac{u}{2}} + \frac{1}{12}\frac{z}{1-\frac{u}{2}}u^2\right) \\ \approx \left(\frac{L_{\rm elec}^2}{\mu_{\rm eff}}\right) G_{\rm do} \left(\frac{1-u+\frac{u^2}{3}}{1-\frac{u}{2}}\right).$$
(A.5)

#### References

- I. Kwon, M. Je, K. Lee, and H. Shin, "A simple and analytical parameter extraction method of MOSFET for microwave modeling," *IEEE Trans. Microwave Theory Techn.*, vol. 50, pp. 1503–1509, June 2002.
- [2] C. C. Enz and Y. Cheng, "MOS transistor modeling for RF IC design," *IEEE J. Solid-State Circuits*, vol. 35, pp. 186–201, Feb. 2000.
- [3] M. J. Deen, C.-H. Chen, and Y. Cheng, "MOSFET modeling for low noise, RF circuit design," in *Proc. Custom Integrated Circuits Conf.*, 2002, pp. 201–208.
- [4] T. W. Kim and K. Lee, "A simple and analytical design approach for input power matched on-Chip LNA," J. Semicond. Technol. Sci., vol. 2, no. 1, pp. 19–29, 2002.
- [5] R. P. Jindal, "Hot-electron effects on channel thermal noise in fine-line NMOS field-effect transistors," *IEEE Trans. Electron Devices*, vol. ED-33, pp. 1395–1396, Sept. 1986.
- [6] A. A. Abidi, "High-Frequency noise measurements on FETs with small dimensions," *IEEE Trans. Electron Devices*, vol. ED-33, pp. 1801–1805, Nov. 1986.
- [7] P. Klein, "An analytical thermal noise model of deep submicron MOS-FETs," *IEEE Electron Device Lett.*, vol. 20, pp. 399–401, Aug. 1999.
- [8] D. P. Triantis, A. N. Birbas, and D. Kondis, "Thermal noise modeling for short-channel MOSFETs," *IEEE Trans. Electron Devices*, vol. 43, pp. 1950–1955, Nov. 1996.
- [9] A. J. Scholten, H. J. Tromp, L. F. Tiemeijer, R. van Langevelde, R. J. Havens, P. W. H. de Vreede, R. F. M. Roes, P. H. Woerlee, A. H. Montree, and D. B. M. Klaassen, "Accurate thermal noise model for deep-submicron CMOS," in *IEDM Tech. Dig.*, 1999, pp. 155–1158.
- [10] K. Han, H. Shin, and K. Lee, "Thermal noise modeling for short-channel MOSFETs," in Int. Conf. Simulation of Semiconductor Processes and Devices (SISPAD), 2003, pp. 79–82.
- [11] J. Goo, C. Choi, F. Danneville, E. Morifuji, H. S. Momose, Z. Yu, H. Iwai, T. H. Lee, and R. W. Dutton, "An accurate and efficient high frequency noise simulation technique for deep submicron MOSFETs," *IEEE Trans. Electron Devices*, vol. 47, pp. 2410–2419, Dec. 2000.
- [12] B. Wang, J. R. Hellums, and C. G. Sodini, "MOSFET thermal noise modeling for analog integrated circuits," *IEEE J. Solid-State Circuits*, vol. 29, pp. 833–835, July 1994.
- [13] A. van der Ziel, "Thermal noise in field-effect transistors," Proc. IRE, vol. 50, pp. 1808–1812, Aug. 1962.
- [14] W. Shockley, "A unipolar field effect transistor," *Proc. IRE*, vol. 40, p. 1365, Nov. 1952.
- [15] F. M. Klaassen, "High frequency noise of the junction field-effect transistor," *IEEE Trans. Electron Devices*, vol. ED-14, pp. 368–373, July 1967.
- [16] W. Shockley, J. A. Copeland, and R. P. James, "The impedance field method of noise calculation in active semiconductor devices," in *Quantum Theory of Atoms, Molecules and the Solid-State*. New York: Academic, 1966.
- [17] A. van der Ziel, *Noise in Solid State Devices and Circuits*. New York: Wiley, 1986.
- [18] G. Baccarani and M. R. Wordeman, "An investigation of steady-state velocity overshoot in silicon," *Solid State Electron.*, vol. 28, no. 4, pp. 407–416, Apr. 1985.
- [19] K. Hess and C. T. Sah, "Hot electron in short-gate charge-coupled devices," *IEEE Trans. Electron Devices*, vol. ED-25, pp. 1399–1405, Dec. 1978.
- [20] Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
- [21] K. Takeuchi, N. Kasai, T. Kunio, and K. Terada, "An effective channel length determination method for LDD MOSFETs," *IEEE Trans. Electron Devices*, vol. 43, pp. 580–587, Apr. 1996.
- [22] A. J. Scholten, R. Duffy, R. van Langevelde, and D. B. Klaassen, "Compact modeling of pocket-implanted MOSFETs," in *Proc. ESSDERC*, 2001, pp. 311–314.
- [23] S. Lee and H. K. Yu, "A new technique to extract channel mobility in submicron MOSFETs using inversion charge slope obtained from measured S-parameters," *IEEE Trans. Electron Devices*, vol. 48, pp. 784–788, Apr. 2001.
- [24] H. Hillbrand and P. Russer, "An efficient method for computer aided noise analysis of linear amplifier networks," *IEEE Trans. Circuits Syst.*, vol. CAS-23, pp. 235–238, Apr. 1976.
  [25] J. Han, M. Je, and H. Shin, "A simple and accurate method for extracting and the structure of the struc
- [25] J. Han, M. Je, and H. Shin, "A simple and accurate method for extracting substrate resistance of RF MOSFETs," *IEEE Electron Device Letters*, vol. 23, pp. 434–436, July 2002.
- [26] K. Lee, M. Shur, T. A. Fjeldly, and T. Ytterdal, Semiconductor Device Modeling for VLSI. Englewood Cliffs, NJ: Prentice-Hall, 1993.
- [27] C.-H. Chen and M. J. Deen, "Channel noise modeling of deep submicron MOSFET," *IEEE Trans. Electron Devices*, vol. 49, pp. 1484–1487, Aug. 2002.



**Kwangseok Han** (S'99) received the B.S. and M.S. degrees in electrical engineering and computer science from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, in 1998 and 2000, respectively, where he is currently pursuing the Ph.D. degree.

His research activities include nonvolatile nanocrystal memory, RF CMOS modeling, and high frequency noise modeling of MOSFET.

Mr. Han received a Best Student Award for the Outstanding Paper in the Silicon Technology at

the 1999 IEEE International Conference on VLSI and CAD (ICVC), and an Outstanding Paper Prize from Applied Materials, Inc., Korea, in 2001. He is a Korea Foundation for Advanced Studies (KFAS) scholarship recipient.



Hyungcheol Shin (S'92–M'93–SM'00) received the B.S. (magna cum laude) and M.S. degrees in electronics engineering from the Seoul National University (SNU), Seoul, Korea, and the Ph.D. degree in electrical engineering from the University of California, Berkeley.

From 1992 to 1994 he was with Applied Materials, Santa Clara, CA, as an Intern and a Process Engineer, working on plasma charging damage on gate oxide. Between 1994 and 1996 he was with Motorola, Mesa, AZ, as a Senior Device Engineer, developing

SOI device technology for low-power applications. From 1996 to 2003, he was an Assistant and Associate Professor with the Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST). During his sabbatical leave from 2001 to 2002, he was with Berkana Wireless, Inc, San Jose, CA, as a Staff Scientist in charge of CMOS RF modeling. In 2003, he joined SNU as an Associate Professor in the School of Electrical Engineering. His current research interests include device design and fabrication of nanoscale CMOS devices and RF modeling of both active and passive devices. He has authored and coauthored three books and over 200 research papers.

Dr. Shin has received three best paper awards. He has served as a Committee Member on several internal conferences, including IEEE P2ID (1999–2001), IEEE Silicon Nanoelectronics Workshop (1999, 2001, and 2003), and IEEE IEDM (2003). He received the KAIST Excellent Teaching Award in 1998. He is listed in *Who's Who in the World*.



**Kwyro Lee** (S'79–M'80–SM'90) received the B.S. degree in electronics engineering from Seoul National University, Seoul, Korea, in 1976, and the M.S. and Ph.D. degrees from the University of Minnesota, Minneapolis, in 1981 and 1983 respectively, where he did many pioneering works for characterization and modeling of AlGaAs/GaAs heterojunction field-effect transistor.

He was an Engineering General Manager at Gold-Star Semiconductor, Inc. Korea, from 1983 to 1986, responsible for development of the first polysilicon

CMOS products in Korea. He joined the Korea Advanced Institute of Science and Technology in 1987 as an Assistant Professor in the Department of Electrical Engineering, where he is now a Professor. He has written more than 150 publications in major international journals and conferences. He is the principal author of the book *Semiconductor Device Modeling for VLSI* (Englewood Cliffs, NJ: Prentice Hall, 1993) and one of the codevelopers of AIM-Spice, the world's first SPICE run under windows. Since 1997, he has been the Director of MICROS (Micro Information and Communication Remote Object-oriented Systems) Research Center, an Engineering Center of Excellence supported by Korea Science and Engineering Foundation.

Dr. Lee is a Life Member of IEEK. During 1990–1996, he served as the Conference Co-Chair of Int. Semiconductor Device Research Symposium, Charlottesville, VA. In 1998–2000, he served as the KAIST Dean of Research Affairs as well as the Dean of Institute Development and Cooperation. During the same periods, he also served as the Chairman of IEEE Korea Electron Devices Chapter, and is currently serving as the elected member of EDS AdCom.