HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures

Dual supply voltage design is widely accepted as an effective way to reduce the power consumption of CMOS circuits. In this paper, we propose a comprehensive design framework that includes dual-scheduling, dual-allocation, controller synthesis as well as layout generation. In particular, we address a problem of high-level synthesis with objective of minimizing power consumption of storage units and multiplexers using dual-V-dd; this is made possible by utilizing timing slack that is left in the data-path after operation scheduling. We use integer linear programming (ILP) and also provide heuristic algorithms to solve the dual-register and connection allocation. The physical layout of dual-circuits has to separate power rails of V-ddh and V-ddl cells from each other. We propose a voltage island based placement algorithm to relieve this restriction and allow more flexibility of placement. In experiments on benchmark designs implemented in 1.08 V (with V-ddl of 0.8 V) 65-nm CMOS technology, both switching and leakage power are reduced by 20% on average, respectively, compared to data-path with dual-V-dd applied to functional units alone. Detailed analysis of area and wirelength is performed to assess feasibility of the proposed method.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2012-04
Language
ENG
Keywords

LOW-POWER; MULTIPLE VOLTAGES; REGISTER ALLOCATION; SUPPLY VOLTAGES; ASSIGNMENT; BINDING

Citation

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.20, no.4, pp.593 - 604

ISSN
1063-8210
DOI
10.1109/TVLSI.2011.2122310
URI
http://hdl.handle.net/10203/99333
Appears in Collection
EE-Journal Papers(저널논문)
  • Hit : 164
  • Download : 1
  • Cited 0 times in thomson ci
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡClick to seewebofscience_button
⊙ Cited 2 items in WoSClick to see citing articles inrecords_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0