Temperature-Aware Integrated DVFS and Power Gating for Executing Tasks With Runtime Distribution

Cited 13 time in webofscience Cited 0 time in scopus
  • Hit : 568
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKang, Kyungsuko
dc.contributor.authorKim, Jungsooko
dc.contributor.authorYoo, Sungjooko
dc.contributor.authorKyung, Chong-Minko
dc.date.accessioned2013-03-08T15:36:30Z-
dc.date.available2013-03-08T15:36:30Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2010-09-
dc.identifier.citationIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.29, pp.1381 - 1394-
dc.identifier.issn0278-0070-
dc.identifier.urihttp://hdl.handle.net/10203/93438-
dc.description.abstractAt high-operating temperature, chip cooling is crucial due to the exponential temperature dependence of leakage current. However, traditional cooling methods, e. g., power/clock gating applied when a temperature threshold is reached, often cause excessive performance degradation. In this paper, we propose a method for delivering lower energy consumption by integrating the cooling and running in a temperature-aware manner without incurring performance penalty. In order to further reduce the energy consumption, we exploited the runtime distribution of each sub-segment of a task called "bin" in an analytical manner such that time budget for cooling in each bin is allocated in proportion to the probability of the occurrence of the bin. We apply the proposed method to two realistic software programs, H. 264 decoder and ray tracing and a benchmark program, equake. The experimental results show that the proposed method yields additional 19.4%-27.2% reduction in energy consumption compared with existing methods.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.subjectDYNAMIC THERMAL MANAGEMENT-
dc.subjectLEVEL-
dc.subjectPERFORMANCE-
dc.titleTemperature-Aware Integrated DVFS and Power Gating for Executing Tasks With Runtime Distribution-
dc.typeArticle-
dc.identifier.wosid000283145400007-
dc.identifier.scopusid2-s2.0-77956040598-
dc.type.rimsART-
dc.citation.volume29-
dc.citation.beginningpage1381-
dc.citation.endingpage1394-
dc.citation.publicationnameIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS-
dc.identifier.doi10.1109/TCAD.2010.2059290-
dc.contributor.localauthorKyung, Chong-Min-
dc.contributor.nonIdAuthorYoo, Sungjoo-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorDynamic voltage and frequency scaling (DVFS)-
dc.subject.keywordAuthorenergy minimization-
dc.subject.keywordAuthorhard real time-
dc.subject.keywordAuthorpower gating (PG)-
dc.subject.keywordAuthorruntime distribution-
dc.subject.keywordPlusDYNAMIC THERMAL MANAGEMENT-
dc.subject.keywordPlusLEVEL-
dc.subject.keywordPlusPERFORMANCE-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 13 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0