Power distribution-analysis of VLSI interconnects using model order reduction

The analysis and simulation of effects induced by interconnects become increasingly important as the scale of process technologies steadily shrinks. While most analyses focus on the timing aspects of interconnects, power consumption is also important. In this paper, the power distribution analysis of interconnects is studied using a reduced-order model. The relation between power consumption and the poles and residues of a transfer function (either exact or approximated) is derived, and a simple yet accurate driver model is developed, allowing power consumption to be computed efficiently. Application of the proposed method to RC networks is demonstrated using a prototype tool.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2002-06
Language
ENG
Keywords

APPROXIMATION

Citation

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.21, no.6, pp.739 - 745

ISSN
0278-0070
DOI
10.1109/TCAD.2002.1004318
URI
http://hdl.handle.net/10203/894
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
Power Distribution Analysis of VLSI Interconnects using Model Order Reduction.pdf(307.06 kB)Download
  • Hit : 771
  • Download : 648
  • Cited 0 times in thomson ci
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡClick to seewebofscience_button
⊙ Cited 23 items in WoSClick to see citing articles inrecords_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0