VHDL로 구현된 직렬승산 리드솔로몬 부호화기의 복잡도 분석Complexity analysis of a VHDL implementation of the bit-serial Reed-Solomon encoder
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | 백승훈 | ko |
| dc.contributor.author | 송익호 | ko |
| dc.contributor.author | 배진수 | ko |
| dc.date.accessioned | 2013-03-06T09:29:29Z | - |
| dc.date.available | 2013-03-06T09:29:29Z | - |
| dc.date.created | 2012-02-06 | - |
| dc.date.created | 2012-02-06 | - |
| dc.date.issued | 2005-03 | - |
| dc.identifier.citation | 한국통신학회논문지, v.30, no.3C, pp.64 - 68 | - |
| dc.identifier.issn | 1226-4717 | - |
| dc.identifier.uri | http://hdl.handle.net/10203/86569 | - |
| dc.language | Korean | - |
| dc.publisher | 한국통신학회 | - |
| dc.title | VHDL로 구현된 직렬승산 리드솔로몬 부호화기의 복잡도 분석 | - |
| dc.title.alternative | Complexity analysis of a VHDL implementation of the bit-serial Reed-Solomon encoder | - |
| dc.type | Article | - |
| dc.type.rims | ART | - |
| dc.citation.volume | 30 | - |
| dc.citation.issue | 3C | - |
| dc.citation.beginningpage | 64 | - |
| dc.citation.endingpage | 68 | - |
| dc.citation.publicationname | 한국통신학회논문지 | - |
| dc.contributor.localauthor | 송익호 | - |
| dc.contributor.nonIdAuthor | 백승훈 | - |
| dc.contributor.nonIdAuthor | 배진수 | - |
- Appears in Collection
- EE-Journal Papers(저널논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.