We propose a novel approach to engineering floating gates (FGs) of Flash memory cells, namely, carbon incorporation into polysilicon FGs. This technique demonstrated an improvement in retention and a larger program/erase V(t) window, particularly for smaller capacitance coupling ratio cells, which is important for future scaled Flash memory cells.