Hybrid schemes and variable-size subblock TLBs: Aggressive superpage supports

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 434
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorPark, CHko
dc.contributor.authorPark, Dae Yeonko
dc.date.accessioned2013-03-06T05:53:36Z-
dc.date.available2013-03-06T05:53:36Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2002-10-
dc.identifier.citationIEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E85D, no.10, pp.1609 - 1618-
dc.identifier.issn0916-8532-
dc.identifier.urihttp://hdl.handle.net/10203/86020-
dc.description.abstractWhile superpages are an efficient solution to increase TLB reach, strong contraint for using superpages hinders the actual utilization. Two previous solutions, a partial-subblock TLB and the shadow memory were proposed to loose the contraint. A partial-subblock TLB looses only a small portion of the contraint and limits the superpage size at a cost. The shadow memory looses most of the constraint but introduces other serious problems. We propose three novel approaches to improve superpage supports. First, we propose a hybrid scheme which integrates both the shadow memory and a partial-subblock TLB, thereby enjoying the benefits inherited from both sides. The hybrid scheme has as high a superpage utilization as the shadow memory, and avoids most of the problems in the shadow memory by the virtue of partial-subblock TLB. Second, VS-TLBs are an extension of subblock TLBs to support multiple page subblocks, while subblock TLBs can support only single page subblocks. VS-TLBs have a much larger TLB reach than subblock TLBs with a cost of a small number of bits. Last, we propose VS-hybrid which replaces the partial-subblock TLB in the hybrid scheme with a partial VS-TLB. It supports multiple page subblocks in the hybrid scheme. Therefore, it takes both advantages of the hybrid scheme and the expanded subblock size. The simulation results show that the proposed schemes take a large amount of performance gain in the benchmark application programs.-
dc.languageEnglish-
dc.publisherIEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG-
dc.subjectPROCESSORS-
dc.subjectMEMORIES-
dc.titleHybrid schemes and variable-size subblock TLBs: Aggressive superpage supports-
dc.typeArticle-
dc.identifier.wosid000178424200020-
dc.identifier.scopusid2-s2.0-0036825869-
dc.type.rimsART-
dc.citation.volumeE85D-
dc.citation.issue10-
dc.citation.beginningpage1609-
dc.citation.endingpage1618-
dc.citation.publicationnameIEICE TRANSACTIONS ON INFORMATION AND SYSTEMS-
dc.contributor.localauthorPark, Dae Yeon-
dc.contributor.nonIdAuthorPark, CH-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorVS-TLB-
dc.subject.keywordAuthorVS-hybrid-
dc.subject.keywordAuthorsubblock TLB-
dc.subject.keywordAuthorshadow memory-
dc.subject.keywordAuthorsuperpage-
dc.subject.keywordPlusPROCESSORS-
dc.subject.keywordPlusMEMORIES-
Appears in Collection
RIMS Journal Papers
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0