TPartition: Testbench partitioning for hardware-accelerated functional verification

Abstract

This hybrid dynamic simulation scheme implements part of the stimulator in software running on a processor and maps the rest onto a programmable hardware accelerator. an algorithm for hardware synthesis of behavioural testbenches enables better partitions resulting in lower communication costs between the two components.