GATE TECHNOLOGY FOR 89 GHZ VERTICAL DOPING ENGINEERED SI METAL-OXIDE SEMICONDUCTOR FIELD-EFFECT TRANSISTOR

The gate definition performed on a vertical doping engineered metal-oxide semiconductor field effect transistor is described. The fabricated gates were as narrow as 0.15 mum. For writing narrow gates, e-beam lithography and a chemically amplified negative resist SAL603 were used. The alignment between the gate level and underlying Nikon-printed levels was made using 0.8 mum deep trenched marks. The gate patterning was done with reactive ion etching (RIE) in CHF3 gas to etch a nitride layer which serves as a gate etch mask and subsequently in a Cl2 gas used to etch the polysilicon gate. A sidewall spacer was formed with a two step etch using CF4 RIE and CHF3 RIE after deposition of a 2000 angstrom TEOS film. After metallization the n-channel devices have measured excellent device characteristics,
Publisher
AMER INST PHYSICS
Issue Date
1992
Language
ENG
Keywords

DESIGN

Citation

JOURNAL OF VACUUM SCIENCE TECHNOLOGY B, v.10, no.6, pp.2922 - 2926

ISSN
1071-1023
DOI
10.1116/1.586336
URI
http://hdl.handle.net/10203/65477
Appears in Collection
MS-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
  • Hit : 280
  • Download : 0
  • Cited 0 times in thomson ci
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡClick to seewebofscience_button
⊙ Cited 4 items in WoSClick to see citing articles inrecords_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0