Analysis and implementation of practical, cost-effective networks on chips

Cited 21 time in webofscience Cited 0 time in scopus
  • Hit : 655
  • Download : 433
DC FieldValueLanguage
dc.contributor.authorLee, SJko
dc.contributor.authorLee, Kko
dc.contributor.authorYoo, Hoi-Junko
dc.date.accessioned2008-07-22T06:04:44Z-
dc.date.available2008-07-22T06:04:44Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2005-09-
dc.identifier.citationIEEE DESIGN & TEST OF COMPUTERS, v.22, pp.422 - 433-
dc.identifier.issn0740-7475-
dc.identifier.urihttp://hdl.handle.net/10203/6261-
dc.descriptionThis article describes design issues in three chips that exploit star and mesh networks, with the objective of comparing area and energy costs. The authors present new solutions based on mesochronous communication and burst packet transactions.en
dc.description.abstractThis article describes design issues in three chips that exploit star and mesh networks, with the objective of comparing area and energy costs. The authors present new solutions based on mesochronous communication and burst packet transactions.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherIEEE COMPUTER SOC-
dc.titleAnalysis and implementation of practical, cost-effective networks on chips-
dc.typeArticle-
dc.identifier.wosid000231826100007-
dc.identifier.scopusid2-s2.0-27344452711-
dc.type.rimsART-
dc.citation.volume22-
dc.citation.beginningpage422-
dc.citation.endingpage433-
dc.citation.publicationnameIEEE DESIGN & TEST OF COMPUTERS-
dc.contributor.localauthorYoo, Hoi-Jun-
dc.contributor.nonIdAuthorLee, SJ-
dc.contributor.nonIdAuthorLee, K-
dc.type.journalArticleArticle-
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 21 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0